## feATURES

## - PFC and PWM Single Chip Solution

- Synchronized Operation up to 300 kHz
- 99\% Power Factor over 20:1 Load Current Range
- Current Mode PWM
- Instantaneous Overvoltage Protection
- Dedicated Overvoltage Protection (OVP Pin)
- Minimal Line Current Dead Zone
- Typical $250 \mu \mathrm{~A}$ Start-Up Supply Current
- Line Switching Noise Filter
- Low Quiescent Current: 13mA
- Fast 2A Peak Current Gate Drivers
- Separate Soft Start Controls


## APPLICATIONS

- Universal Power Factor Corrected Power Supplies and Preregulators


## DESCRIPTIOn

The $\mathrm{LT}{ }^{\circledR} 1509$ is a complete solution for universal off-line switching power supplies utilizing active power factor correction. The PFC section is identical to the LT1248 PFC controller except the EN/SYNC pin is removed because PFC and PWM are synchronized internally.

The current mode PWM section (the LT1508 is the volt-age-mode counterpart) contains all the primary side functions to convert the PFC preregulated high voltage output to an isolated low voltage output. The PWM duty cycle is internally limited to 47\% (maximum 50\%) to prevent transformer saturation. PWM soft start begins when PFC output reaches the preset voltage. In the event of brief line loss, the PWM will be shut off when the PFC output voltage drops below $73 \%$ of the preset value.

[^0]
## BLOCK DIAGRAM



## DESCRIPTIO

By using fixed high frequency PWM current averaging without the need for slope compensation, the LT1509 achieves far lower line current distortion with a smaller magnetic element than systems that use either peak current detection, or zero current switching approach, in both continuous and discontinuous modes of operation.

The LT1509 also provides filtering capability to reject line switching noise which can cause instability when fed into
the multiplier. Line current dead zone is minimized with low bias voltage at the current input to the multiplier.
The LT1509 provides many protection features including peak current limiting and overvoltage protection. Implemented with a very high speed process, the LT1509 can be operated at frequencies as high as 300 kHz .

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage ....................................................... 27 V
GTDR Current Continuous ..................................... 0.5A
GTDR Output Energy ............................................... $5 \mu \mathrm{~J}$
$\mathrm{I}_{\mathrm{AC}}, \mathrm{R}_{\mathrm{SET}}$, PK $_{\text {LIM }}$ Input Current............................. 20 mA
$V_{\text {SENSE }}$, OVP Input Voltage .................................... VMAX
RAMP, V ${ }_{C}$ Input Voltage ........................................... 8 V
$I_{\text {SENSE }}, M_{\text {OUT }}$ Input Current.................................. $\pm 5 \mathrm{~mA}$
Operating Junction Temperature Range
Commercial
$0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
Industrial ......................................... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Thermal Resistance (Junction-to-Ambient)
N Package
$100^{\circ} \mathrm{C} / \mathrm{W}$
SW Package $120^{\circ} \mathrm{C} / \mathrm{W}$

## PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

## ELECTRICAL CHARACTERISTICS

Maximum operating voltage $\left(\mathrm{V}_{\text {MAX }}\right)=25 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=18 \mathrm{~V}$, $\mathrm{R}_{\text {SET }}=15 \mathrm{k}$ to $\mathrm{GND}, \mathrm{C}_{\text {SET }}=1 \mathrm{nF}$ to $\mathrm{GND}, \mathrm{I}_{\mathrm{AC}}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SENSE }}=0 \mathrm{~V}, \mathrm{CA}_{\text {OUT }}=3.5 \mathrm{~V}$, $V A_{\text {OUT }}=5 \mathrm{~V}, \mathrm{OVP}=\mathrm{V}_{\text {REF }}$. No load on any outputs unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overall |  |  |  |  |  |  |
| Supply Current (VCC in Undervoltage Lockout) | $\mathrm{V}_{\text {CC }}=$ Lockout Voltage -0.2 V | $\bullet$ |  | 0.25 | 0.45 | mA |
| Supply Current On | $11.5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq \mathrm{V}_{\text {MAX }}$ | $\bullet$ |  | 13 | 19 | mA |
| VCC Turn-On Threshold (Undervoltage Lockout) |  | $\bullet$ | 15.5 | 16.5 | 17.5 | V |
| $V_{\text {CC }}$ Turn-Off Threshold |  | $\bullet$ | 9.5 | 10.5 | 11.5 | V |
| Voltage Amplifier (PFC Section) |  |  |  |  |  |  |
| Voltage Amp Offset | $V \mathrm{~A}_{\text {OUt }}=3.5 \mathrm{~V}$ | $\bullet$ | -10 |  | 10 | mV |
| Input Bias Current | $\mathrm{V}_{\text {SENSE }}=0 \mathrm{~V}$ to 7 V | $\bullet$ |  | -25 | -250 | nA |
| Voltage Gain |  |  | 70 | 100 |  | dB |
| Voltage Amp Unity-Gain Bandwidth |  |  |  | 3 |  | MHz |
| Voltage Amp Output High (Internally Clamped) |  | $\bullet$ | 11.3 | 13.3 |  | V |
| Voltage Amp Output Low |  | $\bullet$ |  | 1.1 | 2 | V |
| Voltage Amp Short-Circuit Current | $V A_{\text {OUT }}=0 \mathrm{~V}$ | $\bullet$ | 3 | 8 | 17 | mA |

## eLectrichl characteristics

Maximum operating voltage $\left(\mathrm{V}_{\text {Max }}\right)=25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=18 \mathrm{~V}$, $\mathrm{R}_{\text {SET }}=15 \mathrm{k}$ to $\mathrm{GND}, \mathrm{C}_{\text {SET }}=1 \mathrm{nF}$ to $\mathrm{GND}, \mathrm{I}_{\text {AC }}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SENSE }}=0 \mathrm{~V}, \mathrm{CA}_{0 U T}=3.5 \mathrm{~V}$, $V_{\text {OUt }}=5 V, 0 V P=V_{\text {REF }}$. No load on any outputs unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Amplifier (PFC Section) |  |  |  |  |  |  |
| Current Amp Offset Voltage |  | $\bullet$ |  | $\pm 1$ | $\pm 4$ | mV |
| ISENSE Bias Current |  | $\bullet$ |  | -25 | -250 | nA |
| Current Amp Voltage Gain |  |  | 80 | 110 |  | dB |
| Current Amp Unity-Gain Bandwidth |  |  |  | 3 |  | MHz |
| Current Amp Output High |  | $\bullet$ | 7.2 | 8.5 |  | V |
| Current Amp Output Low |  | $\bullet$ |  | 1.1 | 2 | V |
| Current Amp Short-Circuit Current | CAOUT $=0 \mathrm{~V}$ | $\bullet$ | 3 | 8 | 17 | mA |
| Input Range, $\mathrm{I}_{\text {SENSE }}$, $\mathrm{M}_{\text {OUT }}$ (Linear Operation) |  | $\bullet$ | -0.3 |  | 1 | V |
| Reference |  |  |  |  |  |  |
| Reference Output Voltage | $\mathrm{I}_{\text {REF }}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 7.39 | 7.50 | 7.60 | V |
| $\mathrm{V}_{\text {REF }}$ Load Regulation | $-5 \mathrm{~mA}<\mathrm{I}_{\text {REF }}<0 \mathrm{~mA}$ |  |  | 5 |  | mV |
| $V_{\text {REF }}$ Line Regulation | $11.5 \mathrm{~V}<\mathrm{V}_{\text {CC }}<\mathrm{V}_{\text {MAX }}$ | $\bullet$ | -20 | 5 | 20 | mV |
| $\mathrm{V}_{\text {REF }}$ Short-Circuit Current | $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ | $\bullet$ | 12 | 28 | 50 | mA |
| $\mathrm{V}_{\text {REF }}$ Worst Case | Load, Line, Temperature | $\bullet$ | 7.32 | 7.5 | 7.68 | V |

Current Limit

| PK ${ }_{\text {LIM }}$ Offset Voltage |  | $\bullet$ | -25 | 25 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PK LIM Input Current | PK ${ }_{\text {LIM }}=-0.1 \mathrm{~V}$ | $\bullet$ | -50 | -100 | $\mu \mathrm{A}$ |
| PK LIM to GTDR Propagation Delay | PK LIM Falling from 50 mV to -50 mV |  | 400 |  | ns |

## Multiplier

| Muttiplier Output Current | $\mathrm{I}_{\text {AC }}=100 \mu \mathrm{~A}, \mathrm{R}_{\text {SET }}=15 \mathrm{k}$ |  | 35 |  |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplier Output Current Offset | $\mathrm{R}_{\text {AC }}=1 \mathrm{M}$ from $\mathrm{I}_{\text {AC }}$ to GND | $\bullet$ |  | -0.05 | -0.5 | $\mu \mathrm{A}$ |
| Multiplier Maximum Output Current | $\mathrm{I}_{\text {AC }}=450 \mu \mathrm{~A}, \mathrm{R}_{\text {SET }}=15 \mathrm{k}, \mathrm{VA}$ OUT $=7 \mathrm{~V}, \mathrm{M}_{\text {OUT }}=0 \mathrm{~V}$ | $\bullet$ | -286 | -260 | -235 | $\mu \mathrm{A}$ |
| Multiplier Gain Constant (Note 1) |  |  |  | 0.035 |  | $\mathrm{V}^{-2}$ |
| ${ }_{\text {AC }}$ Input Resistance | IAc from $50 \mu \mathrm{~A}$ to 1 mA |  | 15 | 25 | 35 | k $\Omega$ |

Oscillator

| Oscillator Frequency | $\begin{aligned} & R_{S E T}=15 \mathrm{k}, \mathrm{C}_{\text {SET }}=1000 \mathrm{pF} \\ & R_{S E T}=15 \mathrm{k}, \mathrm{C}_{S E T}=1500 \mathrm{pF} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 85 \\ & 58 \end{aligned}$ | $\begin{gathered} 100 \\ 68 \end{gathered}$ | $115$ | kHz kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {SET }}$ Ramp Peak-to-Peak Amplitude |  |  | 4.35 | 4.7 | 5.0 | V |
| $\mathrm{C}_{\text {SET }}$ Ramp Valley Voltage |  |  | 1.15 | 1.3 | 1.55 | V |
| Overvoltage Comparator (PFC Section) |  |  |  |  |  |  |
| Comparator Trip Voltage Ratio ( $\mathrm{V}_{\text {TRIP }} / \mathrm{V}_{\text {REF }}$ ) |  | $\bullet$ | 1.04 | 1.05 | 1.06 |  |
| Hysteresis |  |  |  | 0.35 |  | V |
| OVP Bias Current | OVP $=7.5 \mathrm{~V}$ | $\bullet$ |  | 0.2 | 1 | $\mu \mathrm{A}$ |
| OVP Propagation Delay |  |  |  | 100 |  | ns |

Gate Drivers (GTDR1 and GTDR2)

| Max Output Voltage | OmA Load, $18 \mathrm{~V}<\mathrm{V}_{\text {CC }}$ | $\bullet$ | 12 | 15 | 17.5 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Output High | -200 mA Load, $11.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ | $\bullet$ | $\mathrm{~V}_{\mathrm{CC}}-3.0$ | V |  |
| Output Low (Device Unpowered) | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}, 50 \mathrm{~mA}$ Load (Sinking) | $\bullet$ | 0.9 | 1.5 | V |
| Output Low (Device Active) | 200 mA Load (Sinking) | $\bullet$ | V |  |  |
|  | 10 mA Load | 0.5 | 1.0 | V |  |
| Peak Output Current | 10 nF from GTDR to GND | $\bullet .2$ | 0.4 | V |  |
| Rise and Fall Time | 1 nF from GTDR to GND |  | 2 | A |  |
| Max Duty Cycle (PFC) |  |  | 25 | ns |  |
| Max Duty Cycle (PWM) (Note 2) |  |  | 90 | 96 | $\%$ |

## ELECTRICAL CHARACTERISTICS

$V_{C C}=18 \mathrm{~V}, \mathrm{R}_{\text {SET }}=15 \mathrm{k}$ to $\mathrm{GND}, \mathrm{C}_{\text {SET }}=1 \mathrm{nF}$ to $G N D, \mathrm{I}_{\text {AC }}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SENSE }}=0 \mathrm{~V}, \mathrm{CA}_{0 U T}=3.5 \mathrm{~V}, \mathrm{VA}_{0 U T}=5 \mathrm{~V}, 0 \mathrm{VP}=\mathrm{V}_{\text {REF }}$. No load on any outputs, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Soft Start Current |  |  |  |  |  |  |
| SS1 Current (PFC) | SS1 $=2.5 \mathrm{~V}$ | - | 5 | 12 | 30 | $\mu \mathrm{A}$ |
| SS2 Current (PWM) | SS2 $=1 \mathrm{~V}$ | $\bullet$ | 5 | 12 | 30 | $\mu \mathrm{A}$ |
| Comparators in PWM Section |  |  |  |  |  |  |
| RAMP Input Current | RAMP $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=1.6 \mathrm{~V}$ | $\bullet$ |  | -0.3 | -2 | $\mu \mathrm{A}$ |
| Current Limit Comparator (CL) Threshold | $\mathrm{V}_{\mathrm{C}}>2.6 \mathrm{~V}$ | $\bullet$ | 0.95 | 1.1 | 1.2 | V |
| GTDR2 Switching Off Threshold at $\mathrm{V}_{\mathrm{C}}$ or at SS2 | RAMP $=0 \mathrm{~V}$ | $\bullet$ | 1 |  |  | V |
| $\mathrm{V}_{\text {C }}$ Input Current | $\mathrm{V}_{\mathrm{C}}=0 \mathrm{~V}$ | $\bullet$ | -20 |  | -80 | $\mu \mathrm{A}$ |
| PWMOK Comparator Low Threshold (in Terms of $\mathrm{V}_{\text {REF }}$ ) |  | $\bullet$ | 0.57 | 0.63 | 0.70 |  |
| $\mathrm{V}_{\mathrm{C}}$ Pin High Voltage (LT1509) | 1 mA into $\mathrm{V}_{\mathrm{C}}$ Pin | $\bullet$ | 2.6 | 3.2 | 3.8 | V |
| GTDR2 Turn-On Blanking Time |  |  |  | 180 |  | ns |

The denotes specifications which apply over the full operating temperature range.
Note 1: Multiplier Gain Constant: $K=\frac{I_{M}}{I_{A C}\left(V A_{O U T}-2\right)^{2}}$

Note 2: GTDR2 (PWM) pulse is delayed by 53\% duty cycle after GTDR1 (PFC) is set. See PFC/PWM Synchronization graph in the Typical Performance Characteristics section.

## TYPICAL PERFORMANCE CHARACTERISTICS



LT1509•TPC01

PFC Current Amplifier Open-Loop Gain and Phase


LT1509•TPC02

PFC/PWM Synchronization


## TYPICAL PERFORMANCE CHARACTERISTICS





LT1509•TPC06

## Frequency vs $\mathrm{R}_{\text {SET }}$ and $\mathrm{C}_{\text {SET }}$



GTDR Rise and Fall Time


LT1509•TPC07

Start-Up Supply Current vs Supply Voltage


LT1509•TPC08

GTDR1 Maximum Duty Cycle vs
$\mathrm{R}_{\text {SET }}$ and $\mathrm{C}_{\text {SET }}$



## TYPICAL PERFORMAOCE CHARACTERISTICS




PIn functions
(For application help with the PFC portion of this chip, see the LT1248 data sheet)

## PFC SECTION

GTDR1 (Pin 1): The PFC MOSFET gate driver is a fast totem pole output which is clamped at 15 V . Capacitive loads like the MOSFET gates may cause overshoot. A gate series resistor of at least $5 \Omega$ will prevent the overshoot.

GND2 (Pin 2): Power Ground. High current spikes occur in this line when either GTDR1 or GTDR2 switches low.

## GND1 (Pin 3): Analog Ground.

$\mathbf{C}_{\text {SET }}$ (Pin 4): The capacitor from this pin to GND and RSET determines oscillator frequency. The oscillator ramp is 5 V and the frequency $=1.5 /\left(\mathrm{R}_{\text {SET }} \mathrm{C}_{\text {SET }}\right)$.
PK ${ }_{\text {LIM }}$ (Pin 5): The threshold of the peak current limit comparator is GND. To set current limit, a resistor divider can be connected from $V_{\text {REF }}$ to current sense resistor.

CAOUT (Pin 6): This is the output of the current amplifier that senses and forces the line current to follow the reference signal that comes from the multiplier by commanding the pulse width modulator. When CA OUt is low, the modulator has zero duty cycle.
$I_{\text {SENSE }}$ (Pin 7): This is the inverting input of the current amplifier. This pin is clamped at -0.6 V by an ESD protection diode.
$\mathrm{M}_{\text {OUt }}$ (Pin 8): This is the multiplier high impedance current output and the noninverting input of the current amplifier. This pin is clamped at -0.6 V and 3 V .
$I_{\text {AC }}(\operatorname{Pin} 9)$ : This is the AC line voltage sensing input to the multiplier. It is a current input that is biased at 2 V to minimize the crossover dead zone caused by low line voltage. At the pin, a 25 k resistor is in series with the current input, so that a lowpass RC can be used to filter out the switching noise coming down from the line with a high line impedance environment.

VA Out (Pin 10): This is the output of the voltage error amplifier. The output is clamped at 13.5 V . When the output goes below 2.5 V , the multiplier output current is zero.

OVP (Pin 11): This is the input to the overvoltage comparator. The threshold is 1.05 times the reference voltage. When the comparator trips, the multiplier, which is quickly inhibited, blanks PFC switching to prevent further overshoot. This pin is also the input to the PWMOK comparator that releases the PWM soft start (SS2) after the PFC output gets close to the final voltage and has a hysteresis of approximately 150 V for 382 V PFC output.
$V_{\text {REF }}$ (Pin 12): This is the 7.5 V reference. When $\mathrm{V}_{\text {CC }}$ goes low, $\mathrm{V}_{\text {REF }}$ will stay at 0 V . $\mathrm{V}_{\text {REF }}$ biases most of the internal circuitry and can source up to 5mA externally.
$\mathbf{V}_{\text {SENSE }}$ (Pin 14): This is the inverting input to the voltage amplifier.

## PIn FUПCTIOnS (For application help with the PFC portion of this chip, see the LT1248 data sheet)

R $_{\text {SET }}$ (Pin 15): A resistor from R $_{\text {SET }}$ to GND sets the oscillator charging current and the maximum multiplier output current which is used to limit the maximum line current.
$I_{\text {m(MAX) }}=3.75 \mathrm{~V} / R_{\text {SET }}$
SS1 (Pin 16): Soft Start. SS1 is reset to zero for low $\mathrm{V}_{\mathrm{cc}}$. When $V_{c c}$ rises above lockout threshold, SS1 is released to ramp up at a rate set by the internal $12 \mu$ A current source and an external capacitor. During this ramp up, PFC reference voltage is equal to SS 1 voltage. After SS 1 rises past 7.5 V , reference voltage remains at 7.5 V .
$\mathrm{V}_{\text {CC }}$ (Pin 17): This is the supply for the chip. The LT1509 has two fast gate drivers required to fast charge high power MOSFET gate capacitances. Good supply bypassing is required consisting of a 0.1 , F ceramic capacitor in parallel with a low ESR electrolytic capacitor ( $56 \mu \mathrm{~F}$ or higher) in close proximity to IC GND.

## PWM SECTION

SS2 (Pin 13): PWM Soft Start. The comparator PWMOK monitors the OVP pin and releases the SS2 after the PFC output gets close to the final voltage.
$\mathrm{V}_{\mathrm{C}}$ (Pin 18): PWM current mode control voltage. Normally connects to the optocoupler amplifier output. A pull-up current of $50 \mu \mathrm{~A}$ flows out of the pin.
RAMP (Pin 19): PWM current mode current sense input with current limit set to 1 V .
GTDR2 (Pin 20): The PWM MOSFET gate driver is a 1.5 A fast totem pole output. It is clamped at 15 V . Capacitive loads like the MOSFET gates may cause overshoot. A gate series resistor of at least $5 \Omega$ will prevent the overshoot.

## APPLICATIONS IOFORMATION

## Voltage Error Amplifier (PFC Section)

The voltage error amplifier has a 100 dB DC gain and 3 MHz unity-gain frequency. The output is internally clamped at 13.3 V with $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$. Maximum error amp output voltage decreases to $\mathrm{V}_{\text {cc }}-1.5 \mathrm{~V}$ for $\mathrm{V}_{\text {cc }}$ less than 12 V . The noninverting input is tied to the $7.5 \mathrm{~V}_{\text {REF }}$ through a diode and can be pulled down with the SS1 pin. Referring to Figure $1, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}[(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2]$. With $\mathrm{R} 1=1 \mathrm{M}$ and $R 2=20 \mathrm{k}, \mathrm{V}_{\text {OUT }}=382 \mathrm{~V}$. R1 through R4, C1 and C2 form the compensation for the voltage loop. Gain of the voltage error amp with the values shown is given by:

$$
\frac{V_{\text {OUT }}}{V_{\text {OUT }}}=-\frac{1+j \frac{f}{1}}{(j)(f)(6.6)\left(1+j \frac{f}{11}\right)}
$$

The small-signal gain for the remaining portion of the voltage loop for frequencies below the current loop bandwidth is (see Figure 2):

$$
\frac{V_{\text {OUT }}}{V_{\text {OUT }}}=\frac{V_{\text {IN }}}{(5 \pi)(j)(f)\left(C_{\text {OUT }}\right)\left(V_{\text {OUT }}\right)} \sqrt{\frac{\left(R_{\text {REF }}\right)\left(\mathrm{P}_{\text {IN }}\right)}{R_{S}\left(R_{\text {IAC }}+25 \mathrm{k}\right)}}
$$



Figure 1
With $\mathrm{V}_{\text {IN }}=120 \mathrm{VAC}, \mathrm{P}_{\text {IN }}=150 \mathrm{~W}, \mathrm{R}_{\mathrm{S}}=0.15 \Omega, \mathrm{R}_{\text {REF }}=4 \mathrm{k}$, $R_{\text {IAC }}=1 \mathrm{M}, \mathrm{V}_{\text {OUT }}=382 \mathrm{~V}$ and $\mathrm{C}_{\text {OUT }}=470 \mu \mathrm{~F}, \mathrm{~V}_{\text {OUT }} / V \mathrm{~A}_{\text {OUT }}=$ $85 /(\mathrm{j})(\mathrm{f})$. At very low frequencies, the loop has a - 40dB/ decade slope. Additional zero-pole compensation is added at 1 Hz and 11 Hz . The resulting loop gain and phase margin is shown in Figure 3. The unity-gain bandwidth is low compared to 120 Hz , which results in low distortion and a high power factor.

APPLICATIONS INFORMATION


Figure 2


LT1509 • F03
Figure 3

## Current Amplifier (PFC Section)

The current amplifier has a 110dB DC gain, 3MHz unitygain frequency and a $2 \mathrm{~V} / \mu \mathrm{S}$ slew rate. It is internally clamped at 8.5 V . Note that in the current averaging operation, high gain at twice the line frequency is necessary to minimize line current distortion. Because CA $_{\text {out }}$ may need to swing 5V over one line cycle at high line condition, 20 mV AC will be needed at the inputs of the current amplifier for a gain of 260 at 120 Hz . Especially at light load when the current loop reference signal is small, lower gain will distort the reference signal and line current. But, if signal gain at switching frequency is too high, the system behaves more like a current mode system and can cause subharmonic oscillation.

To avoid subharmonic oscillations, the amplified downslope of the inductor current must be less than the slope of the oscillator ramp.

$$
\begin{aligned}
& \frac{V_{\text {CA OUT })}}{V_{\text {RS }}} \leq \frac{\left(\mathrm{V}_{\text {OSC }}\right)(\mathrm{L})(\mathrm{fsw})}{\left(\mathrm{V}_{\text {OUT }}\right)\left(\mathrm{RSS}^{2}\right)} \\
& =\frac{(5 \mathrm{~V})(500 \mu \mathrm{H})(100 \mathrm{k})}{(382 \mathrm{~V})(0.15 \Omega)}=4.4
\end{aligned}
$$

If the current amplifier gain at 100 kHz is less than 4.4 , there will be no subharmonic oscillation. The open-loop gain of the current loop is given by:

$$
\begin{aligned}
& \frac{V_{\text {RS }}}{V_{\text {CA }(O U T)}}=\frac{\left(V_{0 U T}\right)\left(\mathrm{R}_{S}\right)}{(j)(2 \pi f)(L)\left(V_{O S C}\right)} \\
& =\frac{(382 V)(0.15 \Omega)}{(j)(2 \pi f)(500 \mu H)(5 \mathrm{~V})}=\frac{3648}{(j)(f)}
\end{aligned}
$$

The current error amp, with R5 $=4 \mathrm{k}, \mathrm{R} 6=20 \mathrm{k}, \mathrm{C} 3=$ $0.001 \mu \mathrm{~F}$ and $\mathrm{C} 4=300 \mathrm{pF}$, provides zero pole compensation resulting in 16 kHz loop crossover frequency. The current amp gain at 100 kHz is 1.7. The resulting current loop gain and phase margin is shown in Figure 4.


Figure 4

## Multiplier

The multiplier has high noise immunity and superior linearity over its full operating range. The current gain is $I_{M}=\left(I_{A C} I_{E A}^{2}\right) /\left(200 \mu A^{2}\right)$ with $I_{E A}=\left(V A_{O U T}-2 V\right) / 25 \mathrm{k}$. The error amplifier output voltage required at the input to the multiplier is:

## APPLICATIONS INFORMATION

$$
\text { VA }_{\text {OUT }}=2+\sqrt{\frac{\left(\mathrm{P}_{\text {IN }}\right)\left(\mathrm{R}_{S}\right)(25)\left(\mathrm{R}_{\text {IAC }}+25 \mathrm{k}\right)}{\left(\mathrm{V}_{\text {IN }}{ }^{2}\right)\left(\mathrm{R}_{\text {REF }}\right)}}
$$

See Figure 2 for RREF.
VA $_{\text {OUT }}$ is squared in the multiplier, resulting in excellent performance over a wide range of output power and input voltage without the addition of feedforward line frequency ripple. Care must be taken to avoid feeding switching frequency noise into the multiplier from the $I_{A C}$ pin. An internal 25 k is provided in series with the low impedance multiplier input so that only a capacitor from the $\mathrm{I}_{\mathrm{AC}}$ pin to GND1 is required to filter noise. The maximum multiplier output current, which ultimately limits the input line current, is set by a resistor from the $\mathrm{R}_{\text {SET }}$ pin to GND1 according to the formula: $I_{M(M A X)}=3.75 \mathrm{~V} / \mathrm{R}_{\text {SET }}$. Figure 5 shows $I_{M}$ versus $I_{A C}$ for various values of $V_{\text {OUt }}$. Note that Figure 5 data was taken with $\mathrm{R}_{\text {SET }}=15 \mathrm{k}$.


Figure 5. Multiplier Current $\mathrm{I}_{\mathrm{M}}$ vs $\mathrm{I}_{\mathrm{AC}}$ and $\mathrm{VA}_{\text {OUT }}$

## Oscillator Frequency and Maximum Line Current Setting

The oscillator frequency is set by $\mathrm{R}_{\text {SET }}$ and $\mathrm{C}_{\text {SET }}$. $\mathrm{R}_{\text {SET }}$ is the resistor from the RSET pin to GND1 and $\mathrm{C}_{\text {SET }}$ is the capacitor from the $\mathrm{C}_{\text {SET }}$ pin to GND1. R RET should be determined first. The oscillator frequency, which is equal to the switching frequency for both the PFC and PWM section, is determined by:

$$
\mathrm{f}_{\mathrm{OSC}}=\frac{1.5}{\left(\mathrm{RSET}^{2}\right)\left(\mathrm{C}_{\text {SET }}\right)}
$$

The multiplier output acts as the command signal to the current loop error amplifier. During steady-state operation the voltage across $R_{\text {REF }}=\left(l_{M}\right)\left(R_{\text {REF }}\right)=\left(l_{\text {IN }}\right)\left(R_{S}\right)$. Based on this the value for $R_{S}$ is determined by:

$$
R_{S} \leq \frac{\left(I_{\text {M(MAX }}\right)\left(R_{\text {REF }}\right)\left(V_{\text {IN }}\right)(\text { eff })}{P_{\text {OUT }} \sqrt{2}}
$$

with $\mathrm{R}_{\mathrm{SET}}=15 \mathrm{k}, \mathrm{I}_{\mathrm{M}(\mathrm{MAX})}=3.75 / 15 \mathrm{k}=250 \mu \mathrm{~A}$. For a 300 W converter with an efficiency (eff) of 0.8 at low line ( $90 \mathrm{~V}_{\text {RMS }}$ ) and $R_{\text {REF }}$ set to $4 k, R_{S}$ should be less than:

$$
\frac{(250 \mu \mathrm{~A})(4 \mathrm{k})(90 \mathrm{VAC})(0.8)}{300 \mathrm{~W} \sqrt{2}}=0.169 \Omega
$$

A $0.15 \Omega$ resistor will yield a maximum peak input current of $\left(I_{M(M A X)}\right)\left(R_{R E F} / R_{S}\right)=(250 \mu A)(4 k) / 0.15 \Omega=6.67 A$. For a 100kHz switching frequency with $\mathrm{R}_{\text {SET }}=15 \mathrm{k}, \mathrm{C}_{\text {SET }}=1.5 /$ $(100 \mathrm{kHz})(15 \mathrm{k})=1 \mathrm{nF}$. For added protection the LT1509 provides a second independent current limit comparator. When the input voltage to the comparator (PK LIM pin) dips below OV, GTDR1 pin quickly goes low turning off the PFC power switch. A resistor divider from $\mathrm{V}_{\text {REF }}$ to $\mathrm{R}_{S}$ (Figure 6) senses the voltage across the line current sense resistor $\left(R_{S}\right)$ and limits the peak input line current to $[(7.5 \mathrm{~V} / \mathrm{R} 1)+$ $50 \mu \mathrm{~A}]\left(\mathrm{R} 2 / \mathrm{R}_{\mathrm{S}}\right)$. The $50 \mu \mathrm{~A}$ represents the $\mathrm{PK}_{\mathrm{LIM}}$ input current which flows out of the PK LIM pin. With R1 = 10k and $R 2=1.8 \mathrm{k}, \mathrm{l}_{\mathbb{N}}=9.6 \mathrm{~A}$ peak above the 6.67 A peak average plus the input inductor peak ripple current.
Always use $\mathrm{R}_{\text {SET }}$ to set the primary line current limit. The PK LIM Comparator is only for secondary protection. When the line current reaches the primary limit, Vout can no longer be supported with the given input current and begins to fall. System stability is maintained by the current loop which is controlled by the current amplifier. When the


LIMIT DELAY IS ABOUT $2 \mu \mathrm{~s}$
Figure 6

## APPLLCATIONS INFORMATION

line current reaches the secondary limit, the comparator takes over control and hysteresis may occur causing audible noise.

## Overvoltage Protection (PFC Section)

Because of the slow loop response necessary for power factor correction, output overshoot can occur following a sudden load reduction or removal. To protect downstream components, the LT1509 provides an overvoltage comparator which senses the output voltage and quickly reduces the line current demand. Referring back to Figure 1 , $\mathrm{V}_{\text {OUT }}$ is 382 V and during normal operation, since no current flows in $\mathrm{R} 3,7.5 \mathrm{~V}$ appears at both the $\mathrm{V}_{\text {SENSE }}$ and OVP pins. When Vout overshoots its preset value, the overcurrent from R1 will flow through R2 as well as R3. The voltage amplifier feedback will keep $\mathrm{V}_{\text {SENSE }}$ at 7.5 V . Therefore, the equivalent AC resistance seen by the OVP pin is R2 in parallel with R3 or 10k. With these values and the overvoltage comparator trip level internally set at $1.05 \mathrm{~V}_{\text {REF }}$, the comparator trips when $\mathrm{V}_{\text {OUT }}$ overshoots $10 \%$. Overvoltage trip level is given by:

$$
(\%) V_{\text {OUT }}=5 \%\left(\frac{\mathrm{R} 2+\mathrm{R} 3}{\mathrm{R} 3}\right)
$$

For additional protection, the OVP pin can be connected to $V_{\text {OUT }}$ through an independent resistor divider (see Figure 7). This ensures overvoltage protection during safety agency abnormal testing conditions, such as opening R1 or shorting R2.

The output of the multiplier looks like a high impedance current source. In the current loop, offset line current is determined by multiplier offset current and input offset voltage of the current error amplifier. A -4 mV current amplifier $V_{0 S}$ translates to 27 mA line current and 6.7 W input power for 250 VAC line if a $0.15 \Omega$ sense resistor is used. Under a no-load condition or when the load power is less than the offset output power, the offset line current could slowly charge the output to an overvoltage level. This is because the best the overvoltage comparator can do is to reduce the multiplier output current to zero. Unfortunately, this does not guarantee zero output current if the current amplifier has offset. To regulate $\mathrm{V}_{\text {OUT }}$ under


Figure 7
this condition, the amplifier M1 (see Block Diagram) becomes active. When VAout reduces to 2.2 V , M1 supplies up to $7 \mu \mathrm{~A}$ of current to the resistor at the I IENSE pin in order to cancel a negative $\mathrm{V}_{\text {OS }}$ and keep $\mathrm{V}_{\text {OUT }}$ error to within 2 V .

## Undervoltage Lockouts and Soft Start

The LT1509 turns on when $V_{C C}$ reaches 16 V and remains on until $V_{C C}$ falls below 10 V , whereupon the chip enters the lockout state. In the lockout state, the oscillator is off and the $\mathrm{V}_{\text {REF }}$ and gate driver pins remain low. A capacitor from SS1 to GND1 determines the ramp-up time of the PFC section. SS1 is released from a zero when $\mathrm{V}_{\text {CC }}$ rises above the lockout threshold. Once released, an internal $14 \mu \mathrm{~A}$ current source ramps the voltage error amplifier's reference voltage to 7.5 V . SS1 voltage then continues beyond 7.5 V . A second capacitor from SS2 to GND1 determines the start-up time from the PWM section. A PWMOK comparator (see Block Diagram) holds SS2 low until the OVP pin reaches 7 V . This corresponds to the PFC output voltage reaching approximately $93 \%$ of its preset voltage. SS2 is diode coupled to the PMW comparator which is connected to the $\mathrm{V}_{\mathrm{C}}$ pin by a second diode. Holding SS2 low at any time will disable PWM output. Once released, the $14 \mu \mathrm{~A}$ current source ramps the PWM comparator

APPLICATIONS INFORMATION
input up to $\mathrm{V}_{\mathrm{C}}$ and then the SS 2 voltage continues beyond $V_{C}$. The PWMOK comparator contains hysteresis and will pull SS2 low disabling the PWM section if the PFC output voltage falls below approximately $62 \%$ of its preset value (240V with nominal 382 V output).

## Start Up and Supply Voltage

The LT1509 draws only $250 \mu \mathrm{~A}$ before the chip starts at 16 V on $\mathrm{V}_{\text {Cc }}$. To trickle start, a 91 k resistor from the power line to $V_{C C}$ supplies trickle current, and C 4 holds $\mathrm{V}_{\mathrm{CC}}$ up while switching starts (see Figure 8); then the auxiliary winding takes over and supplies the operating current. Note that D3 and the larger values of C3 are only necessary for systems that have sudden large load variations down to minimum load and/or very light load conditions. Under these conditions the loop may exhibit a start/restart mode because switching remains off long enough for C4 to discharge below 10V. Large values for C 3 will hold $\mathrm{V}_{\text {CC }}$ up until switching resumes. For less severe load variations D3 is replaced with a short and C 3 is omitted. The turns ratio between the primary winding determines $V_{C C}$ according to :

$$
\frac{V_{\text {OUT }}}{V_{\text {CC }}-2 V}=\frac{N_{P}}{N_{S}}
$$

for $382 \mathrm{~V} \mathrm{~V}_{\text {OUT }}$ and $18 \mathrm{~V} \mathrm{~V}_{\text {CC }}, \mathrm{Np} / \mathrm{Ns} \approx 19$.


Figure 8

## Output Capacitor (PFC Section)

GTDR2 (PWM) pulse is synchronized to GTDR1 (PFC) pulse with $53 \%$ duty cycle delay to reduce RMS ripple current in the output capacitor. See PFC/PWM Synchronization graph in the Typical Performance Characteristics section.
The peak-to-peak 120Hz PFC output ripple is determined by:

$$
V_{P-P}=2 L_{L O A D(D C)}(Z)
$$

where $I_{\operatorname{LOAD}(D C)}$ is the DC load current of the PWM stage and Z is the capacitor impedance at 120 Hz .
For $470 \mu \mathrm{~F}$, impedance is $2.8 \Omega$ at 120 Hz . At 335 W load, $\mathrm{l}_{\text {LOAD }(D C)}=335 \mathrm{~V} / 382 \mathrm{~V}=0.88 \mathrm{~A}, \mathrm{~V}_{\text {P-P }}=(2)(0.88)(2.8 \Omega)=$ 5 V . If less ripple is desired higher capacitance should be used. The selection of the output capacitor is based on voltage ripple, hold-up time and ripple current. Assuming the DC converter (PWM section) is designed to operate with 240 V to $382 \mathrm{~V}_{\mathrm{IN}}$, the minimum hold-up time is a function of the energy storage capacity of the capacitor:

$$
\mathrm{t}_{\text {HOLD }}=\frac{(0.5) \mathrm{C}_{\text {OUT }}}{\mathrm{P}_{\text {OUT }}}\left[\left(382 \mathrm{~V}-0.5 \mathrm{~V}_{\text {P-P }}\right)^{2}-240 \mathrm{~V}^{2}\right]
$$

with $\mathrm{C}_{\text {OUT }}=470 \mu \mathrm{~F}, \mathrm{~V}_{\text {P-P }}=11.5 \mathrm{~V}$, and $\mathrm{P}_{\text {OUT }}=335 \mathrm{~W}$, $\mathrm{t}_{\text {HOLD }}=60 \mathrm{~ms}$ which is 3.6 line cycles at 60 Hz . The ripple current can be divided into two major components. The first is the 120 Hz component which is related to the DC load current as follows:

$$
\mathrm{I}_{120 \mathrm{HZ}} \approx \mathrm{I}_{\mathrm{LOAD}(\mathrm{DC})} \sqrt{2}
$$

The second component is made up of switching frequency components due to the PFC stage charging the capacitor and the PWM stage discharging the capacitor. For a 300W output PFC forward converter running from an input voltage of $100 \mathrm{~V}_{\text {RMS }}$, the total high frequency ripple current was measured to be $1.79 \mathrm{~A}_{\text {RMS }}$.
For the United Chemicon KMH 450V capacitor series, ripple current at 100 kHz is specified 1.43 times higher than the 120 Hz limit.

## APPLICATIONS INFORMATION

The total equivalent 120 Hz ripple in the output capacitor can be calculated by:

$$
I_{\mathrm{RMS}}=\sqrt{\mathrm{I}_{120 \mathrm{HZ}}{ }^{2}+\left(\frac{\mathrm{I}_{\mathrm{HF}}}{1.43}\right)^{2}}
$$

$I_{H F}=100 \mathrm{kHz}$ Ripple Current.
For $I_{\operatorname{LOAD}(D C)}=0.88 \mathrm{~A}, 1_{120 \mathrm{~Hz}}=0.62 \mathrm{~A}$ and the equivalent 120 Hz ripple current is:

$$
I_{\mathrm{RMS}}=\sqrt{0.62^{2}+\left(\frac{1.79}{1.43}\right)^{2}}=1.4 \mathrm{~A}_{\mathrm{RMS}}
$$

Table 1 lists the ripple current components from lab measurements for various output powers and line voltages. The 120 Hz ripple current rating at $105^{\circ} \mathrm{C}$ ambient is 1.72A for the $470 \mu \mathrm{FKMH} 35 \mathrm{~mm} \times 50 \mathrm{~mm}$ capacitor. The expected life of the output capacitor may be calculated from thermal stress analysis:

$$
L=\left(L_{0}\right) 2^{\left[\frac{\left(105^{\circ} \mathrm{C}+\Delta \mathrm{T}_{\mathrm{K}}\right)-\left(\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T}_{0}\right)}{10}\right]}
$$

where
$\mathrm{L}=$ Expected life time
$L_{0}=$ Hours of load life at rated ripple current and rated ambient temperature
$\Delta \mathrm{T}_{\mathrm{K}}=$ Capacitor internal temperature rise at rated condition. $\Delta T_{K}=\left(I^{2} R\right) /(K A)$, where $I$ is the rated current, $R$ is capacitor ESR and KA is a volume constant.
$T_{A}=$ Operating ambient temperature
$\Delta T_{0}=$ Capacitor internal temperature rise at operating condition

Table 1. PFC Capacitor RMS Ripple Current

|  | 100W |  | 200W |  | 300W |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {INRMS }}$ | $I_{\text {120HZ }}$ | $I_{\text {HF }}$ | $I_{120 H Z}$ | $I_{\text {HF }}$ | $I_{120 H Z}$ | $I_{\text {HF }}$ |
| 100 | 0.2 | 0.6 | 0.41 | 1.18 | 0.62 | 1.79 |
| 120 | 0.2 | 0.5 | 0.41 | 0.97 | 0.62 | 1.45 |
| 230 | 0.2 | 0.53 | 0.41 | 0.87 | 0.62 | 1.26 |

In our example, $\mathrm{L}_{0}=2000$ hours assuming $\Delta \mathrm{T}_{\mathrm{K}}=5^{\circ} \mathrm{C}$ at rated $1.72 \mathrm{~A} . \Delta \mathrm{T}_{0}$ can then be calculated from:

$$
\Delta \mathrm{T}_{0}=\Delta \mathrm{T}_{\mathrm{K}}\left(\frac{\mathrm{I}_{\mathrm{RMS}}}{1.72 \mathrm{~A}}\right)^{2}=5^{\circ} \mathrm{C}\left(\frac{1.4 \mathrm{~A}}{1.72 \mathrm{~A}}\right)^{2}=3.3^{\circ} \mathrm{C}
$$

Assuming the operating ambient temperature is $60^{\circ} \mathrm{C}$, the approximate lifetime is:

$$
\begin{aligned}
& \mathrm{L}=(2000)(2)^{\left[\frac{\left(105^{\circ} \mathrm{C}+5^{\circ} \mathrm{C}\right)-\left(60+3.3^{\circ} \mathrm{C}\right)}{10}\right]} \\
& =50,870 \text { Hours }
\end{aligned}
$$

For longer life a capacitor with a higher ripple current rating or parallel capacitors should be used.

## PWM Comparators

The LT1509 includes two comparators in the PWM section which implement peak current mode control. The primary current sense voltage is fed into the RAMP pin. The $\mathrm{V}_{\mathrm{C}}$ or Control Voltage pin sets the primary peak current level. An additional current limit comparator turns GTDR2 off in the event the RAMP pin voltage exceeds 1 V . Referring to the Block Diagram, there is a 1.2 V offset between the RAMP and $V_{C}$ pin. This feature simplifies the connection to an optocoupler because the $V_{C}$ pin no longer has to be pulled all the way to ground to inhibit switching. On-chip blanking avoids reset due to leading edge noise.

## Typical Application

Figure 9 shows a 24VDC, 300W power factor corrected, universal input supply. The 2-transistor forward converter offers many benefits including low peak currents, nondissipative snubber, 500VDC switches and automatic core reset guaranteed by the LT1509's 50\% maximum duty cycle.

Figure 9. 24V, 300W Off-Line PFC Supply

## APPLICATIONS INFORMATION

An LT1431 reference/amplifier coupled to a low cost optoisolator closes the loop from secondary side to primary side. Unity loop frequency is a conservative 3 kHz . Figure 10 shows the output voltage's response with a 2 A to almost 10A current step. Output voltage is maintained to within 0.5 V during the load step. Efficiency versus power and line voltage is shown in Figure 11. The PFC preregulator alone has efficiency numbers between $90 \%$ and $97 \%$ over line and load.

A 3-turn secondary added to the 70-turn primary of T1 bootstraps $\mathrm{V}_{\text {cC }}$ to about 15 V supplying the chip's 13 mA requirement as well as about 39mA to cover the gate current of the three FETs and high side transformer. A $0.15 \Omega$ sense resistor is used to sense input current and servo to the command created by the outer voltage and multiplier. Thus the input current follows the input line
voltage, and changes as necessary, in order to maintain constant bank voltage. The forward converter sees a voltage input of 382VDC unless the line voltage drops out, in which case the $470 \mu \mathrm{~F}$ main capacitor discharges to $240 V D C$ before the PWM stage is shut down. Compared to a typical off-line converter, the effective input voltage range of the forward converter is much smaller, simplifying the design. Additionally, the higher bus voltage provides greater hold-up times for given capacitor size.
Because the high side transformer effectively delays the turn-on reverse recovery spike past the end of the built-in blanking time, an external blanking transistor is needed. Controlling the output current during an output short circuit depends on the duty cycle reducing to a small fraction of steady state. An additional transistor disables blanking during turn-on and output short circuit.


Figure 10


Figure 11

# PACKAGE DESCRIPTION 

Dimension in inches (millimeters) unless otherwise noted.

(LTC DWG \# 05-08-1510)


SW Package
20-Lead Plastic Small Outline (Wide 0.300)
(LTC DWG \# 05-08-1620)


Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## beLATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT1084 | 5A Low Dropout Linear Regulator | Good for Post Regulation of Switching Power Supplies |
| LT1105 | Simplified Off-Line Controller | Solution for Universal Off-Line Inputs with Output to 100W |
| LT1241-5 | High Frequency Current Mode PWM Controller | Operates at Oscillator Frequencies up to 500kHz |
| LT1247 | High Frequency Current Mode PWM Controller | Operates at Oscillator Frequencies up to 1MHz |
| LT1248 | Full-Feature Average Current Mode Power Factor Controller | Provides All Features in 16-Lead Package |
| LT1249 | Minimal Parts Count Power Factor Controller | Simplified PFC Design |
| LT1508 | Power Factor and PWM Controller | Voltage Mode PWM |


[^0]:    $\overline{\mathbf{1 7}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

