

LTC1043

Dual Precision Instrumentation Switched Capacitor **Building Block**

FEATURES

- Instrumentation Front End with 120dB CMRR
- Precise, Charge-Balanced Switching
- Operates from 3V to 18V
- Internal or External Clock
- Operates up to 5MHz Clock Rate
- Low Power
- Two Independent Sections with One Clock

APPLICATIONS

- Precision Instrumentation Amplifiers
- Ultra Precision Voltage Inverters, Multipliers and Dividers
- V–F and F–V Converters
- Sample-and-Hold
- Switched Capacitor Filters


DESCRIPTION

The LTC[®]1043 is a monolithic, charge-balanced, dual switched capacitor instrumentation building block. A pair of switches alternately connects an external capacitor to an input voltage and then connects the charged capacitor across an output port. The internal switches have a break-before-make action. An internal clock is provided and its frequency can be adjusted with an external capacitor. The LTC1043 can also be driven with an external CMOS clock.


The LTC1043, when used with low clock frequencies, provides ultra precision DC functions without requiring precise external components. Such functions are differential voltage to single-ended conversion, voltage inversion, voltage multiplication and division by 2, 3, 4, 5, etc. The LTC1043 can also be used for precise V-F and F–V circuits without trimming, and it is also a building block for switched capacitor filters, oscillators and modulators.

The LTC1043 is manufactured using Linear Technology's enhanced LTCMOS[™] silicon gate process.

T, LTC and LT are registered trademarks of Linear Technology Corporation. LTCMOS is a trademark of Linear Technology Corporation.



TYPICAL APPLICATION





ABSOLUTE MAXIMUM RATINGS


(Note 1)

Supply Voltage	
Input Voltage at Any Pin $-0.3V \le V_{IN} \le V^+ + 0.3V$	
Operating Temperature Range	

LTC1043C		−40°C ≤	$T_A \le 85^{\circ}C$
	(OBSOLETE)		[₄ < 125°C

					· A -	0	~
Storage	Temperatu	re Range		–65	°C to	150°	C
Lead Te	mperature	(Soldering,	10 sec)			300°	C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.


ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. V⁺ = 10V, V⁻ = 0V, LTC1043M operates from $-55^{\circ}C \le T_A \le 125^{\circ}C$; LTC1043C operates from $-40^{\circ}C \le T_A \le 85^{\circ}C$, unless otherwise noted.


SYMBOL	PARAMETER	CONDITIONS		L	TC1043 TYP	M MAX		TC1043 TYP	C Max	UNITS
I _S	Power Supply Current	Pin 16 Connected High or Low	•		0.25	0.4		0.25	0.4	mA mA
		C_{OSC} (Pin 16 to V ⁻) = 100pF	•		0.4	0.65 1		0.4	0.65 1	mA mA
l	OFF Leakage Current	Any Switch, Test Circuit 1 (Note 2)	•		6 6	100 500		6 6	100	pA nA
R _{ON}	ON Resistance	Test Circuit 2, V_{IN} = 7V, 1 = ±0.5mA V ⁺ = 10V, V ⁻ = 0V	•		240	400 700		240	400 700	Ω Ω
R _{ON}	ON Resistance	Test Circuit 2, V_{IN} = 3.1V, 1 = ±0.5mA V ⁺ = 5V, V ⁻ = 0V	•		400	700 1		400	700 1	Ω kΩ
f _{OSC}	Internal Oscillator Frequency	C_{OSC} (Pin 16 to V ⁻) = 0pF C_{OSC} (Pin 16 to V ⁻) = 100pF Test Circuit 3	•	20 15	185 34	50 75	20 15	185 34	50 75	kHz kHz kHz
I _{OSC}	Pin Source or Sink Current	Pin 16 at V ⁺ or V ⁻	•		40	70 100		40	70 100	μΑ μΑ
	Break-Before-Make Time				25			25		ns
	Clock to Switching Delay	C _{OSC} Pin Externally Driven			75			75		ns
f _M	Max External CLK Frequency	C _{OSC} Pin Externally Driven with CMOS Levels			5			5		MHz
CMRR	Common Mode Rejection Ratio	V ⁺ = 5V, V ⁻ = -5V, -5V < V _{CM} < 5V DC to 400Hz			120			120		dB


Note 1: Absolute Maximum Ratings are those values beyond which the life Note 2: OFF leakage current is guaranteed but not tested at 25°C. of a device may be impaired.




TYPICAL PERFORMANCE CHARACTERISTICS (Test Circuits 2 through 4)











Oscillator Frequency, f_{OSC} vs C_{OSC}



R_{ON} (Peak) vs Power Supply Voltage



Oscillator Frequency, fosc

 $C_{OSC} = OpF$

 $C_{OSC} = 100 pF$

V_{SUPPLY} (V)

16 18 20

LTC1043 • TPC08

vs Supply Voltage

 $T_A = 25^{\circ}C$

250

225

200

175

150

125

100

75


50

25


0 2 4 6 8 10 12 14

fosc (kHz)

R_{ON} (Peak) vs Power Supply Voltage and Temperature




Normalized Oscillator Frequency, f_{OSC} vs Supply Voltage






TYPICAL PERFORMANCE CHARACTERISTICS (Te





BLOCK DIAGRAM



THE CHARGE BALANCING CIRCUITRY SAMPLES THE VOLTAGE AT S3 WITH RESPECT TO S4 (PIN 16 HIGH) AND INJECTS A SMALL CHARGE AT THE C⁺ PIN (PIN 16 LOW). THIS BOOSTS THE CMRR WHEN THE LTC1043 IS USED AS AN INSTRUMENTATION AMPLIFIER FRONT END. FOR MINIMUM CHARGE INJECTION IN OTHER TYPES OF APPLICATIONS, S3A AND S3B SHOULD BE GROUNDED


THE SWITCHES ARE TIMED AS SHOWN WITH PIN 16 HIGH

LTC1043 • BD01





TEST CIRCUITS


Test Circuit 1. Leakage Current Test




Test Circuit 3. Oscillator Frequency, fosc








Test Circuit 4. CMRR Test



APPLICATIONS INFORMATION

Common Mode Rejection Ratio (CMRR)

The LTC1043, when used as a differential to single-ended converter rejects common mode signals and preserves differential voltages (Figure 1). Unlike other techniques, the LTC1043's CMRR does not degrade with increasing common mode voltage frequency. During the sampling mode, the impedance of Pins 2, 3 (and 11, 12) should be reasonably balanced, otherwise, common mode signals will appear differentially. The value of the CMRR depends on the value of the sampling and holding capacitors (C_S , C_H) and on the sampling frequency. Since the common mode voltages are not sampled, the common mode signal frequency can well exceed the sampling frequency without experiencing aliasing phenomena. The CMRR of Figure 1 is measured by







APPLICATIONS INFORMATION

shorting Pins 7 and 13 and by observing, with a precision DVM, the change of the voltage across C_H with respect to an input CM voltage variation. During the sampling and holding mode, charges are being transferred and minute voltage transients will appear across the holding capacitor. Although the R_{ON} on the switches is low enough to allow fast settling, as the sampling frequency increases, the rate of charge transfer increases and the average voltage measured with a DVM across it will increase proportionally; this causes the CMRR of the sampled data system, as seen by a "continuous" instrument (DVM), to decrease (Figure 2).

Switch Charge Injection

Figure 3 shows one out of the eight switches of the LTC1043, configured as a basic sample-and-hold circuit. When the switch opens, a "hold step" is observed and its magnitude depends on the value of the input voltage. Figure 4 shows charge injected into the hold capacitor. For instance, a 2pCb of charge injected into a 0.01μ F capacitor causes a 200μ V hold step. As shown in Figure 4, there is a predictable and repeatable charge injection cancellation when the input voltage is close to half the supply voltage of the LTC1043. This is a unique feature of this product, containing charge-balanced switches fabricated with a self-aligning gate CMOS process. Any switch of the LTC1043, when powered with symmetrical dual supplies, will sample-and-hold small signals around ground without any significant error.

140 C_S = C_H = 1μF 120 C_S = 1μF, C_{ZH} = 0.1μF 100 CMRR (dB) 80 60 40 20 100 1k 10k 100k f_{OSC} (Hz) LTC1043 • AI02



Shielding the Sampling Capacitor for Very High CMRR

Internal or external parasitic capacitors from the C⁺ pin(s) to ground affect the CMRR of the LTC1043 (Figure 1). The common mode error due to the internal junction capacitances of the C⁺ Pin(s) 2 and 11 is cancelled through internal circuitry. The C⁺ pin, therefore, should be used as the top plate of the sampling capacitor. The interpin capacitance between pin 2 and dummy Pin 1 (11 and 10) appears in parallel with the sampling capacitor so it does not degrade the CMRR. A shield placed underneath the sampling capacitor and connected to either Pin 1 or 3 helps to boost the CMRR in excess of 120dB (Figure 5).

Excessive external parasitic capacitance between the C⁻ pins and ground indirectly degrades CMRR; this becomes visible especially when the LTC1043 is used with clock frequencies above 2kHz. Because of this, if a shield is used, the parasitic capacitance between the shield and circuit ground should be minimized.

It is recommended that the outer plate of the sampling capacitor be connected to the C^- pin(s).

Input Pins, SCR Sensitivity

An internal 60Ω resistor is connected in series with the input of the switches (Pins 5, 6, 7, 8, 13, 14, 15, 18) and it is included in the R_{ON} specification. When the input voltage exceeds the power supply by a diode drop, current will flow into the input pin(s). The LTC1043 will not latch until the input current reaches 2mA–3mA. The device will




Figure 3



APPLICATIONS INFORMATION

recover from the latch mode when the input drops 3V to 4V below the voltage value which caused the latch. For instance, if an external resistor of 200Ω is connected in series with an input pin, the input can be taken 1.3V above the supply without latching the IC. The same applies for the C⁺ and C⁻ pins.

C_{OSC} Pin (16), Figure 6

The Cosc pin can be used with an external capacitor, Cosc, connected from Pin 16 to Pin 17, to modify the internal oscillator frequency. If Pin 16 is floating, the internal 24pF capacitor, plus any external interpin capacitance, set the oscillator frequency around 190kHz with \pm 5V supply. The typical performance characteristics curves provide the necessary information to set the oscillator frequency for various power supply ranges. Pin 16 can also be driven




Figure 4. Individual Switch Charge Injection vs Input Voltage

with an external clock to override the internal oscillator. Although standard 7400 series CMOS gates do not guarantee CMOS levels with the current source and sink requirements of Pin 16, they will in reality drive the Cosc pin. CMOS gates conforming to standard B series output drive have the appropriate voltage levels and more than enough output current to simultaneously drive several LTC1043 C_{OSC} pins. The typical trip levels of the Schmitt trigger (Figure 6) are given below.

SUPPLY	TRIP LEVELS
$V^{+} = 5V, V^{-} = 0V$	$V_{H} = 3.4 V V_{L} = 1.35 V$
$V^{+} = 10V, V^{-} = 0V$	$V_{H} = 6.5 V V_{L} = 2.8 V$
$V^+ = 15V, V^- = 0V$	$V_{H} = 9.5 V V_{L} = 4.1 V$






Figure 5. Printed Circuit Board Layout Showing Shielding the Sampling Capacitor












LINEAR






0.005% V/F Converter

0.01% Analog Multiplier






^{1043fa}




Single 5V Supply, Ultra Precision Instrumentation Amplifier

Voltage Controlled Current Source with Ground Referred Input and Output




Precision Instrumentation Amplifier




10 Downloaded from Arrow.com.






Lock-In Amplifier (= Extremely Narrow-Band Amplifier)

50MHz Termal RMS/DC Converter






Quad Single 5V Supply, Low Hold Step, Sample-and-Hold




Single Supply Precision Linearized Platinum RTD Signal Conditioner







0.005% F/V Converter



High Frequency Clock Tunable Bandpass Filter









Frequency-Controlled Gain Amplifier

Relative Humidity Sensor Signal Conditioner








Linear Variable Differential Transformer (LVDT), Signal Conditioner



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

PACKAGE DESCRIPTION



16 Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 • FAX: (408) 434-0507 • www.linear.com

© LINEAR TECHNOLOGY CORPORATION 1985

V