

FEATURES

- 3MHz Gain Bandwidth
- 200V/µs Slew Rate
- 250µA Supply Current
- Available in Tiny MSOP Package
- C-Load[™] Op Amp Drives All Capacitive Loads
- Unity-Gain Stable
- Power Saving Shutdown Feature
- Maximum Input Offset Voltage: 600µV
- Maximum Input Bias Current: 50nA
- Maximum Input Offset Current: 15nA
- Minimum DC Gain, R_I = 2k: 30V/mV
- Input Noise Voltage: 14nV/√Hz
- Settling Time to 0.1%, 10V Step: 700ns
- Settling Time to 0.01%, 10V Step: 1.25µs
- Minimum Output Swing into 1k: ±13V
- Minimum Output Swing into 500Ω: ±3.4V
- Specified at ±2.5V, ±5V and ±15V

APPLICATIONS

- Battery-Powered Systems
- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems

TYPICAL APPLICATION

Photodiode Amplifiers

250µA, 3MHz, 200V/µs Operational Amplifier

LT1351

DESCRIPTION

The LT[®]1351 is a low power, high speed, high slew rate operational amplifier with outstanding AC and DC performance. The LT1351 features lower supply current, lower input offset voltage, lower input bias current and higher DC gain than devices with comparable bandwidth. The circuit combines the slewing performance of a current feedback amplifier in a true operational amplifier with matched high impedance inputs. The high slew rate ensures that the large-signal bandwidth is not degraded. The amplifier is a single gain stage with outstanding settling characteristics which make the circuit an ideal choice for data acquisition systems. The output drives a $1k\Omega$ load to $\pm 13V$ with $\pm 15V$ supplies and a 500 Ω load to $\pm 3.4V$ on $\pm 5V$ supplies. The amplifier is also stable with any capacitive load which makes it useful in buffer or cable driver applications.

The LT1351 is a member of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced complementary bipolar processing. For dual and quad amplifier versions of the LT1351 see the LT1352/LT1353 data sheet. For higher bandwidth devices with higher supply current see the LT1354 through LT1365 data sheets. Singles, duals and quads of each amplifier are available.

L7, LTC and LT are registered trademarks of Linear Technology Corporation. C-Load is a trademark of Linear Technology Corporation.



Large-Signal Response



ABSOLUTE MAXIMUM RATINGS

Specified Temperature Range (Note 6)40°C to) 85°C
Maximum Junction Temperature (See Below)	
Plastic Package	150°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage		±15V		0.2	0.6	mV
			±5V		0.2	0.6	mV
			±2.5V		0.3	0.8	mV
l _{os}	Input Offset Current		$\pm 2.5V$ to $\pm 15V$		5	15	nA
I _B	Input Bias Current		±2.5V to ±15V		20	50	nA
en	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		14		nV/√Hz
i _n	Input Noise Current	f = 10kHz	±2.5V to ±15V		0.5		pA/√Hz
R _{IN}	Input Resistance	$V_{CM} = \pm 12V$	±15V	300	600		MΩ
		Differential	±15V		20		MΩ
CIN	Input Capacitance		±15V		3		pF
	Positive Input Voltage Range		±15V	12.0	13.5		V
			±5V	2.5	3.5		V
			±2.5V	0.5	1.0		V
	Negative Input Voltage Range		±15V		-13.5	-12.0	V
			±5V		-3.5	-2.5	V
			±2.5V		-1.0	-0.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	80	94		dB
		$V_{CM} = \pm 2.5 V$	±5V	78	86		dB
		$V_{CM} = \pm 0.5 V$	±2.5V	68	77		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V \text{ to } \pm 15 V$		90	106		dB



ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
A _{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 5k$	±15V	40	80		V/mV
		$V_{OUT} = \pm 10V, R_L = 2K$	±15V	30	60		V/mV
		$V_{OUT} = \pm 10V, R_L = 1K$	±15V	20	40		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 5K$	±5V	30	60		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 2K$	±5V	25	50		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 1K$	±5V	15	30		V/ffIV
		$V_{OUT} = \pm 1V, R_L = 5K$	±2.3V	20	40		V/IIIV
V _{OUT}	Output Swing	$R_L = 5k, V_{IN} = \pm 10mV$	±15V	13.5	14.0		±V
		$R_L = 2k, V_{IN} = \pm 10mV$	±15V	13.4	13.8		±V
		$R_L = 1K, V_{IN} = \pm 10mV$	±15V	13.0	13.4		±V
		$R_L = 1K, V_{IN} = \pm 10mV$	±5V	3.5	4.0		±V
		$R_L = 500\Omega_2$, $V_{IN} = \pm 10mV$	±5V	3.4	3.8		± V
		$R_L = 5K, V_{IN} = \pm 10MV$	±2.5V	1.3	1./		±V
I _{OUT}	Output Current	$V_{OUT} = \pm 13V$	±15V	13.0	13.4		mA
		$V_{OUT} = \pm 3.4 V$	±5V	6.8	7.6		mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	30	45		mA
SR	Slew Rate	$A_{V} = -1, R_{I} = 5k$ (Note 3)	±15V	120	200		V/µs
			±5V	30	50		V/μs
	Full-Power Bandwidth	10V Peak (Note 4)	±15V		3.2		MHz
		3V Peak (Note 4)	±5V		2.6		MHz
GBW	Gain Bandwidth	f = 200kHz, R _I = 10k	±15V	2.0	3.0		MHz
			± 5V	1.8	2.7		MHz
			±2.5V		2.5		MHz
t _r , t _f	Rise Time, Fall Time	A _V = 1, 10% to 90%, 0.1V	±15V		46		ns
			±5V		53		ns
	Overshoot	A _V = 1, 0.1V	±15V		13		%
			±5V		16		%
	Propagation Delay	50% V _{IN} to 50% V _{OUT} , 0.1V	±15V		41		ns
			±5V		52		ns
ts	Settling Time	10V Step, 0.1%, A _V = -1	±15V		700		ns
0		10V Step, 0.01%, A _V = -1	±15V		1250		ns
		5V Step, 0.1%, A _V = -1	±5V		950		ns
		5V Step, 0.01%, A _V = −1	±5V		1400		ns
R ₀	Output Resistance	$A_{V} = 1, f = 20 kHz$	±15V		1.5		Ω
I _{SHDN}	Shutdown Input Current	SHDN = V _{EE} + 0.1V	±15V		-10		μA
		SHDN = V _{CC}	±15V		0.1	2	μA
I _S	Supply Current		±15V		250	330	μA
			±5V		220	300	μA
		SHDN = V_{EE} + 0.1V	±5V		10		μA

$0^\circ C \leq T_A \leq 70^\circ C, \ V_{CM}$ = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage		±15V			0.8	mV
			±5V			0.8	mV
			±2.5V			1.0	mV
	Input V _{OS} Drift	(Note 5)	±2.5V to ±15V		3	8	μV/°C
I _{0S}	Input Offset Current		±2.5V to ±15V			20	nA
I _B	Input Bias Current		±2.5V to ±15V			75	nA



$\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad \texttt{0^{\circ}C} \leq \texttt{T}_{A} \leq \texttt{70^{\circ}C}, \ \texttt{V}_{CM} = \texttt{0V} \ \texttt{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	ТҮР	MAX	UNITS
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} V_{CM}=\pm 12V\\ V_{CM}=\pm 2.5V\\ V_{CM}=\pm 0.5V \end{array}$	±15V ±5V ±2.5V	78 77 67			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V$ to $\pm 15 V$		89			dB
A _{VOL}	Large-Signal Voltage Gain	$\begin{array}{c} V_{OUT} = \pm 12V, \ R_L = 5k \\ V_{OUT} = \pm 10V, \ R_L = 2k \\ V_{OUT} = \pm 2.5V, \ R_L = 5k \\ V_{OUT} = \pm 2.5V, \ R_L = 2k \\ V_{OUT} = \pm 2.5V, \ R_L = 1k \\ V_{OUT} = \pm 1V, \ R_L = 5k \end{array}$	$\begin{array}{c} \pm 15V \\ \pm 15V \\ \pm 5V \\ \pm 5V \\ \pm 5V \\ \pm 5V \\ \pm 2.5V \\ \end{array}$	25 20 20 15 10 15			V/mV V/mV V/mV V/mV V/mV V/mV
V _{OUT}	Output Swing	$ \begin{array}{l} R_L = 5k, V_{IN} = \pm 10mV \\ R_L = 2k, V_{IN} = \pm 10mV \\ R_L = 1k, V_{IN} = \pm 10mV \\ R_L = 1k, V_{IN} = \pm 10mV \\ R_L = 500\Omega, V_{IN} = \pm 10mV \\ R_L = 5k, V_{IN} = \pm 10mV \end{array} $	$\begin{array}{c} \pm 15V \\ \pm 15V \\ \pm 15V \\ \pm 5V \\ \pm 5V \\ \pm 5V \\ \pm 2.5V \end{array}$	13.4 13.3 12.0 3.4 3.3 1.2			±V ±V ±V ±V ±V ±V
I _{OUT}	Output Current	$V_{OUT} = \pm 12V$ $V_{OUT} = \pm 3.3V$	±15V ±5V	12.0 6.6			mA mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	24			mA
SR	Slew Rate	$A_V = -1, R_L = 5k$ (Note 3)	±15V ±5V	100 21			V/μs V/μs
GBW	Gain Bandwidth	f = 200kHz, R _L = 10k	±15V ±5V	1.8 1.6			MHz MHz
I _{SHDN}	Shutdown Input Current	SHDN = V _{EE} + 0.1V SHDN = V _{CC}	±15V ±15V		- 20	3	μΑ μΑ
Is	Supply Current	SHDN = V _{EE} + 0.1V	±15V ±5V ±5V		20	380 355	μΑ μΑ μΑ

$-40^\circ C \leq T_A \leq 85^\circ C, \ V_{CM}$ = 0V unless otherwise noted (Note 6).

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage		±15V +5V			1.0	mV mV
			±2.5V			1.2	mV
	Input V _{OS} Drift	(Note 5)	±2.5V to ±15V		3	8	μV/°C
l _{os}	Input Offset Current		±2.5V to ±15V			30	nA
IB	Input Bias Current		±2.5V to ±15V			100	nA
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} V_{CM}=\pm 12V\\ V_{CM}=\pm 2.5V\\ V_{CM}=\pm 0.5V \end{array}$	±15V ±5V ±2.5V	76 76 66			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V		87			dB
A _{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_{L} = 5k$ $V_{OUT} = \pm 10V, R_{L} = 2k$ $V_{OUT} = \pm 2.5V, R_{L} = 5k$ $V_{OUT} = \pm 2.5V, R_{L} = 2k$ $V_{OUT} = \pm 2.5V, R_{L} = 1k$ $V_{OUT} = \pm 1V, R_{L} = 5k$	±15V ±15V ±5V ±5V ±5V ±2.5V	20 15 15 10 8 10			V/mV V/mV V/mV V/mV V/mV V/mV V/mV



$\label{eq:constraint} \mbox{ELECTRICAL CHARACTERISTICS} -40^{\circ}\mbox{C} \leq T_{A} \leq 85^{\circ}\mbox{C}, \ V_{CM} = 0\mbox{V} \ unless \ otherwise \ noted \ (Note \ 6).$

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	TYP	MAX	UNITS
V _{OUT}	Output Swing	$\begin{array}{l} R_{L} = 5k, V_{IN} = \pm 10 mV \\ R_{L} = 2k, V_{IN} = \pm 10 mV \end{array}$	±15V ±15V	13.3 13.2			±V ±V
		$ \begin{array}{l} R_L = 1k, V_{IN} = \pm 10mV \\ R_L = 1k, V_{IN} = \pm 10mV \end{array} $	±15V ±5V	10.0 3.3			${\scriptstyle\pm V \ \pm V}$
		$ \begin{array}{l} R_{L} = 500\Omega, V_{IN} = \pm 10 mV \\ R_{L} = 5k, V_{IN} = \pm 10 mV \end{array} $	±5V ±2.5V	3.2 1.1			±V ±V
I _{OUT}	Output Current	$V_{OUT} = \pm 10V$ $V_{OUT} = \pm 3.2V$	±15V ±5V	10.0 6.4			mA mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	20			mA
SR	Slew Rate	$A_V = -1, R_L = 5k$ (Note 3)	±15V ±5V	50 15			V/µs V/µs
GBW	Gain Bandwidth	f = 200kHz, R _L = 10k	±15V ±5V	1.6 1.4			MHz MHz
I _{SHDN}	Shutdown Input Current	$SHDN = V_{EE} + 0.1V$ $SHDN = V_{CC}$	±15V ±15V		- 30	5	μΑ μΑ
I _S	Supply Current		±15V ±5V			390 380	μΑ μΑ
		SHDN = V_{EE} + 0.1V	±5V		30		μA

Note 1: Differential inputs of $\pm 10V$ are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

Note 2: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 3: Slew rate is measured between $\pm 8V$ on the output with $\pm 12V$ input for $\pm 15V$ supplies and $\pm 2V$ on the output with $\pm 3V$ input for $\pm 5V$ supplies.

Note 4: Full-power bandwidth is calculated from the slew rate measurement: FPBW = (Slew Rate) $/2\pi V_P$.

Note 5: This parameter is not 100% tested.

Note 6: The LT1351 is designed, characterized and expected to meet these extended temperature limits, but is not tested at -40° C and at 85°C. Guaranteed I grade parts are available; consult factory.



















Undistorted Output Swing vs Frequency (±15V)

Slew Rate vs Input Level

Undistorted Output Swing vs Frequency (±5V)

Capacitive Load Handling

B Downloaded from Arrow.com.

APPLICATIONS INFORMATION

The LT1351 may be inserted directly into many high speed amplifier applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1351 is shown in Figure 1.

Figure 1. Offset Nulling

Layout and Passive Components

The LT1351 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example fast settling time) use a ground plane, short lead lengths and RF-quality bypass capacitors (0.01μ F to 0.1μ F). For high drive current applications use low ESR bypass capacitors (1μ F to 10μ F tantalum). For details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or even oscillations. For feedback resistors greater than 10k, a parallel capacitor of value, $C_F > (R_G)(C_{IN}/R_F)$ should be used to cancel the input pole and optimize dynamic performance. For applications where the DC

APPLICATIONS INFORMATION

noise gain is one and a large feedback resistor is used, C_F should be greater than or equal to C_{IN} . An example would be an I-to-V converter as shown in the Typical Applications section.

Capacitive Loading

The LT1351 is stable with any capacitive load. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. Graphs of Frequency Response vs Capacitive Load, Capacitive Load Handling and the transient response photos clearly show these effects.

Input Considerations

Each of the LT1351 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs. Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

Shutdown

The LT1351 has a Shutdown pin for conserving power. When this pin is open or 2V above the negative supply the part operates normally. When pulled down to V⁻ the supply current will drop to about 10µA. The current out of the Shutdown pin is also typically 10µA. In shutdown the amplifier output is not isolated from the inputs so the LT1351 cannot be used in multiplexing applications using the shutdown feature.

A level shift application is shown in the Typical Applications section so that a ground-referenced logic signal can control the Shutdown pin.

Circuit Operation

The LT1351 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic.

The inputs are buffered by complementary NPN and PNP emitter followers which drive R1, a 1k resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node and compensation capacitor C_T . Complementary followers form an output stage which buffers the gain node from the load. The output devices Q19 and Q22 are connected to form a composite PNP and composite NPN.

The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship.

Capacitive load compensation is provided by the R_C , C_C network which is bootstrapped across the output stage. When the amplifier is driving a light load the network has no effect. When driving a capacitive load (or a low value

APPLICATIONS INFORMATION

resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier and a zero is created by the RC combination, both of which improve the phase margin. The design ensures that even for very large load capacitances the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

V⁺ **₹** R3 R2 Q11 Q10 Q12 Q21 R6 Q9 Q19 Q7 R1 Q3 Q17 CC Rc 1k Q5 Q1 -IN Q6 Q2 +IN OUTPUT Q18 Q8 04 R7 Q13 Q22 C2 Q15 Q16 Q14 Q24 Q23 **₹**R4 **₹**R5 V⁻ 1351 SS

SIMPLIFIED SCHEMATIC

TYPICAL APPLICATIONS

TYPICAL APPLICATIONS

Shutdown Circuit

DAC I-to-V Converter

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package 8-Lead Plastic MSOP (LTC DWG # 05-08-1660)

* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

SO8 0996

TYPICAL APPLICATION

Low Power Sample-and-Hold

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1352/LT1353	Dual/Quad 250µA, 3MHz, 200V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads
LT1354	1mA, 12MHz, 400V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads

