

Low Noise, Precision, Rail to Rail Output, **JFET Dual Operational Amplifier**

ADA4610S

1.0 Scope

- 1.1. This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.
- 1.2. The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aeroinfo
- 1.3. This data specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at http://www.analog.com/ADA4610-

2.0 Part Number

2.1. The complete part number(s) of this specification follows:

Specific Part Number Description

ADA4610R703F Precision, Low Noise, Low Input Bias Current, Wide Bandwidth, Dual

JFET, Operational Amplifier. Radiation tested to 100Krads (Si)

3.0 Case Outline

3.1. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline Letter	Descriptive Designator	<u>Terminals</u>	Package style
Χ	CDFP3-F10	10 lead	Bottom Brazed Flat Pack

	Package: X						
Pin Number	Terminal Symbol	Pin Type	Pin Description				
1	NC/GND	N/A	No connection or ground this terminal				
2	OUTA	Analog output	Operational amplifier output, Amp-A				
3	-INA	Analog input	Operational amplifier negative input, Amp-A				
4	+INA	Analog input	Operational amplifier positive input, Amp-A				
5	-Vsy	Power	Negative power supply				
6	NC/GND	N/A	No connection or ground this terminal				
7	+INB	Analog input	Operational amplifier positive input, Amp-B				
8	-INB	Analog input	Operational amplifier negative input, Amp-B				
9	OUTB	Analog output	Operational amplifier output, Amp-B				
10	+Vsy	Power	Positive power supply				

Figure 1 - Terminal Connections

4.0 Specifications

4.4. Radiation Features

Maximum total dose available (dose rate = 50 - 300 rads(Si)/s)....100 k rads(Si)

ASD0016547 Rev. A | Page 2 of 18

^{1/} Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

^{2/} While the ADA4610 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. Do not exceed maximum Tj in application with output current load.

^{3/} Measurement taken under absolute worst case condition and represents data taken with thermal camera for highest power density location. See MIL-STD-1835 for average Θ_{JC} number.

 $[\]underline{4}/T_A = 25^{\circ}C$, +/-VSY=+/-5, +/-VSY = +/- 15V and $V_{CM} = 0V$ unless otherwise noted

^{5/} See Figures 14 and 17 in Section 7.0 Application Notes for Open-Loop, Gain and Phase vs. Frequency performance.

 $[\]underline{6}$ / See Figures 15 and 18 in Section 7.0 Application Notes for Closed-Loop Gain vs. Frequency performance.

^{7/} See Section 7.3 for information on how to limit input current.

TABLE IA – ELECTRICAL PERFORMANCE CHARACTERISTICS $(+/-V_{SY} = +/-5V)$

			MINIAITEE CITATIA		17 #3Y —		
Parameter See notes at end of table	Symbol		nditions <u>1</u> / nerwise specified	Sub-Group	Limit Min	Limit Max	Units
INPUT CHARACTERISTICS		0055 04.	.cse speeea			171627	ļ
	T	F		1 12	0.4	0.4	\/
Offset Voltage	Vos			1,3	-0.4	0.4	mV
				2	-0.8	0.8	mV
			M,D,P,L,R	1	-0.4	0.4	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	<u>3/4</u> /		2,3	-8	8	μV/°C
Input Bias Current <u>5</u> /	I_B			1,3	-25	25	pА
				2	-1.5	1.5	nA
			M,D,P,L,R	1	-25	25	рA
Input Offset Current	los			1,3	-20	20	рA
				2	-0.4	0.4	nA
			M,D,P,L,R	1	-20	20	pΑ
Input Voltage Range	IVR		140010	1,2,3	-2.5	2.5	V
	CMADD		M,D,P,L,R	1	-2.5	2.5	V
Common-Mode	CMRR	$V_{CM} = -2.5V$ to	+2.5V	1	94		dB
Rejection Ratio			M,D,P,L,R	2,3	86		4D
1 Ci 1 \/ - t C - i -	_			1	94		dB
Large Signal Voltage Gain	A _{VO}	$R_L = 2 k\Omega, V_O =$	= -3.5 to + 3.5V	1,3	98		dB
			140010	2	86		ID
			M,D,P,L,R	1	98		dB
OUTPUT CHARACTERISTICS	1	T		1 12 1	4.05	T	V
Output Voltage High	V_{OH}	$R_L = 2 k\Omega$		1,3	4.85		V
				2	4.6		.,
			M,D,P,L,R	1	4.85		V
		$R_L = 600\Omega$		1,3	4.6		V
				2	4.05		
			M,D,P,L,R	1	4.6		V
Output Voltage Low	V_{OL}	$R_L = 2 k\Omega$		1,3		-4.9	V
				2		-4.75	
			M,D,P,L,R	1		-4.9	V
		$R_L = 600\Omega$		1,3		-4.8	V
				2		-4.4	
			M,D,P,L,R	1		-4.8	V
Short-Circuit Limit <u>7</u> /	$+I_{SC}$	Source		1,2	-65		mA
	1			3	-70		mA
			M,D,P,L,R	1	-65		mA
	-I _{SC}	Sink		1,2		+65	mA
	1		MDCLO	3		+70	mA
]		M,D,P,L,R	1		+65	mA
POWER SUPPLY	Desa	1 / 1 / 2			167	1	
Power Supply Rejection	PSRR	$\pm -V_{SY} = \pm 4.5V$	to ±18V	1	106		dB
Ratio	1		MDDID	2,3	103		ID.
T . 10 1 0	ļ		M,D,P,L,R	1	106	2 .	dB
Total Supply Current	I_{SY}	$I_O = 0mA$		1		3.4	mA
(Both Amplifiers)	1		_	2,3		3.7	mA
	<u> </u>	1	M,D,P,L,R	1		3.4	mA

Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless otherwise specified		Sub-Group	Limit Min	Limit Max	Units
TRANSIENT RESPONSE							
Rise Time	t _R	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,		4		31	nS
		$C_L = 100 pF, AV = -1$	<u>2</u> / <u>3</u> / <u>6</u> /	5		57	
				6		24	
Fall Time	t_{F}	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,		4		51	nS
		C _L = 100pF, AV =-1	<u>2</u> / <u>3</u> / <u>6</u> /	5		69	
		•		6		39	
Settling Time	+Ts	0.1% error, AV =-1	<u>2</u> / <u>3</u> /	4		430	nS
				5		540	
				6		410	
	-Ts	0.1% error, AV =-1	<u>2</u> / <u>3</u> /	4		450	nS
				5		670	
				6		650	
Overshoot	+OVR	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,		4		12	nS
		C _L = 100pF, AV =-1	<u>2</u> / <u>3</u> /	5,6		14	
	-OVR	$V_{IN} = 5 \text{ mV}_{p-p}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{pF}, \text{AV} = -1$	<u>2</u> / <u>3</u> /	4,5,6		20	nS
DYNAMIC PERFORMANCE	-	GE 100p1//11		l			
Gain Bandwidth Product	GBP	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,		4	17		MHz
		$A_V = -100$	<u>2</u> / <u>3</u> /	5	9		
		/ ty = 100	<u> </u>	6	24		
Slew Rate	+SR	$R_L = 2 k\Omega, C_L = 100 pF 2/3$	6/6/	4	25		V/µs
				5	13		,
				6	33		
	-SR	$R_L = 2 k\Omega$, $C_L = 100 pF 2/3$	6/6/	4	-17		V/µs
		- ,	-	5	-11		
				6	-19		
NOISE PERFORMANCE							
Peak-to-Peak Voltage	e _n p-p	0.1 Hz to 10 Hz bandwidt	h	4		1.7	μV р-р
Noise		<u>2</u> / <u>3</u> /		5		4	
				6		3.2	
Voltage Noise Density	en	f = 10 kHz	<u>2</u> / <u>3</u> /	4		7.3	
				5		10.5	nV/√Hz
				6		5.5	

TABLE IA NOTES:

- $\underline{1}/T_A$ nom = 25°C, T_A max = 125°C, T_A min = -55°C and V_{CM} = 0V unless otherwise noted
- 2/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.
- 3/ Parameter is not tested post irradiation
- $\underline{4}$ Calculated from 25°C to -55°C, 25°C to 125°C and -55°C to 125°C
- 5/ Input bias current increases exponentially as T>45°C. See Figure 10 in Section 7.0 Application Notes.
- 6/ Measured from 10% to 90% and 90% to 10% of output swing.
- 7/ While the ADA4610 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. Do not exceed maximum Tj in application with output current load.

TABLE IB – ELECTRICAL PERFORMANCE CHARACTERISTICS $(+/-V_{SY} = +/-15V)$

Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless otherwise specified	Sub- Group	Limit Min	Limit Max	Units
NPUT CHARACTERISTICS		Offices otherwise specified	Group	741111	With	
Offset Voltage	W	1	1,3	-0.4	0.4	mV
Onset voltage	V _{OS}		2	-0.8	0.8	
		M,D,P,L,R	1	-0.4	0.4	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	<u>3/4</u> /	2,3	-8	8	μV/°C
Input Bias Current <u>5</u> /	I _B		1,3	-25	25	рА
	ıB		2	-1.5	1.5	nA
		M,D,P,L,R	1	-25	25	рА
Input Offset Current	I _{OS}		1,3	-20	20	pA
	O3		2	-0.4	0.4	nA
		M,D,P,L,R	1	-20	20	nA
Input Voltage Range	IVR		1,2,3	-12.6	12.6	V
. 3 3		M,D,P,L,R	1	-12.6	12.6	V
Common-Mode	CMRR	V _{CM} = -12.6V to +12.6V	1	100		dB
Rejection Ratio		VCM = 12.50 to 112.50	2,3	96		
•		M,D,P,L,R	1	100		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega$, $V_O = -13.5 V$ to $+13.5 V$	1,3	104		dB
	7.00	2 122, 10 1000 1000	2	91		1
		M,D,P,L,R	1	104		dB
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$R_L = 2 \text{ k}\Omega \text{ to GND}$	1,3	14.80		V
			2	14.65		1
		M,D,P,L,R	1	14.80		V
		$R_L = 600 \Omega$ to GND	1,3	14.25		V
			2	13.35		
		M,D,P,L,R	1	14.25		V
Output Voltage Low	V _{OL}	$R_L = 2 k\Omega$ to GND	1,3		-14.85	V
	100		2		-14.75	
		M,D,P,L,R	1		-14.85	V
		$R_L = 600 \Omega$ to GND	1,3		-14.60	V
		333 22 13 3.13	2		-14.30	1
		M,D,P,L,R	1		-14.60	V
Short-Circuit Limit <u>7</u> /	+lsc	Source	1,2	-85		mA
	1.50		3	-95		
		M,D,P,L,R	1	-85		mA
	-I _{SC}	Sink	1,2		+85	mA
			3		+95	
		M,D,P,L,R	1		+85	mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$\pm -V_{SY} = \pm 4.5 \text{V to } \pm 18 \text{V}$	1	106		dB
			2,3	103		
		M,D,P,L,R	1	106		dB
Total Supply Current	I _{SY}	$I_O = 0mA$	1,3		3.7	mA
(Both Amplifiers)			2		4]
		M,D,P,L,R	1		3.7	
RANSIENT RESPONSE					T	
Rise Time	t_R	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,	4		31	nS
		$C_L = 100pF, AV = -1$ $2/3/6/$	5		57	-
			6		24	1

ASD0016547 Rev. A | Page 5 of 18

Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless otherwise spe	ecified	Sub- Group	Limit Min	Limit Max	Units
Fall Time	t _F	$V_{IN} = 5 \text{ mV}_{p-p}, R_L = 2 \text{ k}\Omega,$		4		51	nS
		$C_L = 100 \text{pF}, \text{AV} = -1$	<u>2</u> / <u>3</u> / <u>6</u> /	5		69	
			= = =	6		39	
Settling Time	+Ts	0.1% error, AV =-1	<u>2</u> / <u>3</u> /	4		430	nS
				5		540	
				6		410	
	-Ts	0.1% error, AV =-1	<u>2</u> / <u>3</u> /	4		450	nS
				5		670	
				6		650	
Overshoot	+OVR	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,		4		12	nS
		C _L = 100pF, AV =-1	<u>2</u> / <u>3</u> /	5,6		14	
	-OVR	$V_{IN} = 5 \text{ mV}_{p-p}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, AV = -1$	<u>2</u> / <u>3</u> /	4,5,6		20	nS
DYNAMIC PERFORMANCE		1 ,		l l		I.	
Gain Bandwidth Product	GBP	$V_{IN} = 5 \text{ mV}_{p-p}$, $R_L = 2 \text{ k}\Omega$,		4	17		MHz
		$A_V = -100$	<u>2</u> / <u>3</u> /	5	9		
		747 100	2 2	6	24		
Slew Rate	+SR	$R_L = 2 k\Omega, C_L = 100 pF 2/3$	/ 6/	4	25		V/µs
		- '	_	5	13		
				6	33		
	-SR	$R_L = 2 k\Omega$, $C_L = 100 pF 2/3$	/ 6/	4	-17		V/µs
		-	_	5	-11		
				6	-19		
NOISE PERFORMANCE							
Peak-to-Peak Voltage Noise	e _n p-p	0.1 Hz to 10 Hz bandwidth	1	4		1.7	μV p-p
		<u>2</u> / <u>3</u> /		5		4	
				6		3.2	
Voltage Noise Density	en	f = 10 kHz	<u>2</u> / <u>3</u> /	4		7.3	
				5		10.5	nV/√Hz
				6		5.5	

TABLE IB NOTES:

- $\underline{1}/T_A$ nom = 25°C, T_A max = 125°C, T_A min = -55°C and V_{CM} = 0V unless otherwise noted
- 2/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.
- 3/ Parameter is not tested post irradiation
- $\underline{4}$ Calculated from 25°C to -55°C, 25°C to 125°C and -55°C to 125°C
- $\underline{5}$ / Input bias current increases exponentially as T>45°C. See Figure 10 in Section 7.0 Application Notes.
- 6/ Measured from 10% to 90% and 90% to 10% of output swing.
- 7/ While the ADA4610 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. Do not exceed maximum Tj in application with output current load.

TABLE IIA – ELECTRICAL TEST REQUIREMENTS:

Table IIA					
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)				
Interim Electrical Parameters	1				
Final Electrical Parameters	1,2,3, <u>1</u> / <u>2</u> /				
Group A Test Requirements	1,2,3,				
Group C end-point electrical parameters	1,2,3, <u>2</u> /				
Group D end-point electrical parameters	1,2,3,				
Group E end-point electrical parameters	1 <u>3</u> /				

Table IIA Notes:

TABLE IIB – LIFE TEST/BURN-IN DELTA LIMITS ($+/-V_{SY} = +/-5V & +/-V_{SY} = +/-15V$)

Table IIB						
Parameter	Symbol	Delta	Units			
Offset voltage	V _{OS}	±120	μV			
Input Bias Current V _{CM} = 0V	I _B	±9.4	рА			
Supply Current	I _{SY}	±0.7	mA			

5.0 Burn-In Life Test, and Radiation

5.1. Burn-In Test Circuit, Life Test Circuit

- 5.1.1.The test conditions and circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 test condition B and alternate test condition D of MIL –STD-883.
- 5.1.2.HTRB is not applicable for this drawing.

5.2. Radiation Exposure Circuit

5.2.1. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A.

ASD0016547 Rev. A | Page 7 of 18

^{1/} PDA applies to Table I subgroup 1 and Table IIB delta parameters.

^{2/} See Table IIB for delta parameters

^{3/} Parameters noted in Table IA, IB are not tested post irradiation.

6.0 MIL-PRF-38535 QMLV Exceptions

6.1. Wafer Fabrication

Wafer fabrication occurs at MIL-PRF-38535 QML Class Q certified facility.

6.2. Wafer Lot Acceptance (WLA)

WLA per MIL-STD-883 TM 5007 is not available for this product.

7.0 Application Notes

7.1. General Description

The ADA4610 is a dual precision JFET amplifier that features low offset voltage, low input bias current, low input voltage noise, low input current noise, and rail-to-rail output.

Unlike many competitive amplifiers, the ADA4610 maintains fast settling performance even with substantial capacitive loads. Unlike many older JFET amplifiers, the ADA4610 does not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

7.2. Electrical Characteristics

For reference figures 2 through 39 are typical performance characteristics at $T_A = 25$ °C unless otherwise stated taken from Rev B of the ADA4610-2 commercial datasheet.

Typical Performance Characteristics




Figure 2. Input Offset Voltage Distribution




Figure 3. T_cV_{os} Distribution




Figure 4. Input Offset Voltage vs. Common-Mode Input Voltage




Figure 5. Input Offset Voltage Distribution




Figure 6. T_cV_{os} Distribution




Figure 7. Input Offset Voltage vs. Common-Mode Input Voltage

ASD0016547 Rev. A | Page 9 of 18




Figure 8. Input Bias Current vs. Common Mode Voltage




Figure 9. Input Bias Current vs. Common Mode Voltage and Temperature




Figure 10. Input Bias Current vs. Temperature




Figure 11. Dropout Voltage vs. Source Current




Figure 12. Dropout Voltage vs. Sink Current




Figure 13. Input Bias Current vs. Common-Mode Voltage





Figure 14. Input Bias Current vs. Common-Mode Voltage and Temperature






Figure 15. Input Bias Current vs. Temperature




Figure 18. Open-Loop Gain and Phase vs. Frequency




Figure 16. Dropout Voltage vs. Source Current




Figure 19. Closed-Loop Gain vs. Frequency

ASD0016547 Rev. A | Page 11 of 18




Figure 20. Closed-Loop Output Impedance vs. Frequency




Figure 21. Open-Loop Gain and Phase vs. Frequency




Figure 22. Closed-Loop Gain vs. Frequency




Figure 23. Closed-Loop Output Impedance vs. Frequency




Figure 24. PSRR vs. Frequency




Figure 25. CMRR vs. Frequency




Figure 26. Large Signal Transient Response




Figure 27. PSRR vs. Frequency




Figure 28. CMRR vs. Frequency




Figure 29. Large Signal Transient Response




Figure 30. Small Signal Transient Response




Figure 31. Voltage Noise Density

ASD0016547 Rev. A | Page 13 of 18




Figure 32. Overshoot vs. Load Capacitance




Figure 33. Small Signal Transient Response




Figure 34. Voltage Noise Density




Figure 35. Overshoot vs. Load Capacitance

Comparative Voltage and Varitive Voltage Graphs




Figure 36. Channel Separation




Figure 39. No Phase Reversal




Figure 37. THD + N vs. Amplitude




Figure 40. Voltage Noise, 0.1 Hz to 10 Hz




Figure 38. THD + N vs. Frequency





Figure 41. Positive Step Settling Time

ASD0016547 Rev. A | Page 15 of 18






Figure 43. Supply Current vs. Supply Voltage and Temperature

7.3. INPUT OVERVOLTAGE PROTECTION

The ADA4610 have internal protective circuitry that allows voltages as high as 0.7 V beyond the supplies to be applied at the input of either terminal without causing damage. For higher input voltages, a series resistor is necessary to limit the input current. The resistor value can be determined from the formula

$$\frac{V_{IN} - V_{S}}{R_{S}} \le 5mA$$

7.4. COMPARATOR OPERATION

Although op amps are quite different from comparators, occasionally an unused section of a dual or a quad op amp may be used as a comparator; however, this is not recommended for any rail-to-rail output op amp. For rail-to-rail output op amps, the output stage is generally a ratioed current mirror with bipolar or MOSFET transistors. With the part operating open loop, the second stage increases the current drive to the ratioed mirror to close the loop. However, the second stage cannot close the loop, which results in an increase in supply current. With the op amp configured as a comparator, the supply current can be significantly higher (see Figure 44). Configuring an unused section as a voltage follower with the noninverting input connected to a voltage within the input voltage range is recommended. The ADA4610 has a unique output stage design that reduces the excess supply current, but does not entirely eliminate this effect when the op amp is operating open loop.




Figure 44. Supply Current vs. Supply Voltage




Figure 45. Simplified Schematic

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADA4610R703F	−55°C to +125°C	10 Lead Bottom Brazed Flat Pack	CDFP3-F10

ASD0016547 Rev. A | Page 17 of 18

	Revision History					
Rev	Description of Change	Date				
Α	Initial Release	Nov 8, 2013				

© 2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies.

Printed in the U.S.A. 11/13



www.analog.com

ASD0016547 Rev. A | Page 18 of 18