

0.1 GHz to 8 GHz, GaAs, Nonreflective, SP4T Switch

Data Sheet

FEATURES

Broadband frequency range: 0.1 GHz to 8 GHz Nonreflective 50 Ω design Low insertion loss: 1.7 dB at 6 GHz High isolation: 36 dB at 6 GHz High input linearity at 250 MHz to 8 GHz P1dB: 28 dBm typical IP3: 44 dBm typical Integrated 2 to 4 line decoder 16-lead, 3 mm × 3 mm LFCSP package ESD HBM rating: 250 V (Class 1A)

APPLICATIONS

Broadband telecommunications systems Fiber optics Switched filter banks Wireless Infrastructure below 8 GHz


GENERAL DESCRIPTION

The HMC344ALP3E is a broadband, nonreflective, single-pole, four-throw (SP4T) switch manufactured using a gallium arsenide (GaAs) metal semiconductor field effect transistor (MESFET) process. This switch offers high isolation, low insertion loss, and on-chip termination of the isolated ports.

The switch operates with a negative supply voltage (V $_{\rm EE}$) range of -5 V to -3 V and requires two negative logic control voltages.

HMC344ALP3E

FUNCTIONAL BLOCK DIAGRAM



The HMC344ALP3E includes an on-chip, binary two-line to four-line decoder that provides logic control from two logic input lines.

The HMC344ALP3E comes in a 3 mm × 3 mm, 16-lead LFCSP package and operates from a 0.1 GHz to 8 GHz frequency range.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	4
ESD Caution	4
Pin Configuration and Function Descriptions	5
Interface Schematics	5
Interface Schematics	5

REVISION HISTORY

This Hittite Microwave Products data sheet has been reformatted to meet the styles and standards of Analog Devices, Inc.

12/2017—Rev. 01.0316 to Rev. A

Changes to Features Section, Figure 1, and General Description	n
Section	1
Changes to Table 1	3
Changes to Table 2	4
Changes to Figure 2, Table 3, and Figure 4	5
Added Figure 3 and Figure 5; Renumbered Sequentially	5
Added Insertion Loss, Return Loss, and Isolation Section and	
Figure 8	6
Changes to Figure 6, Figure 7, and Figure 9	6

Typical Performance Charcteristics	6
Insertion Loss, Return Loss, and Isolation	6
Input Power Compression and Input IP3	7
Theory of Operation	8
Applications Information	9
Evaluation Board	9
Outline Dimensions	11
Ordering Guide	11

Added Input Power Compression and Input 1P3 Section, Figure 12,
and Figure 137
Changes to Figure 10 and Figure 117
Added Theory of Operation Section8
Changes to Table 48
Added Figure 149
Changes to Evaluation Board Section, Figure 15, and Table 59
Changes to Figure 16 10
Added Figure 17 10
Updated Outline Dimensions 11
Changes to Ordering Guide11

Max

8

2.0

2.0

2.2

2.5

Unit

GHz

dB

dB

dB

dB

dB

dB

dB

dB

dB

Min

0.1

39

33

32

28

12

Тур

1.4

1.4

1.7

2.1

43

37

36

32

16

SPECIFICATIONS

 $V_{\text{EE}} = -3 \text{ V or } -5 \text{ V}$, control voltage (V_{CTL}) = 0 V or V_{EE} , case temperature (T_{CASE}) = 25°C, 50 Ω system, unless otherwise noted.

Table 1.		
Parameter	Symbol	Test Conditions/Comments
FREQUENCY RANGE	f	
INSERTION LOSS		
Between RFC and RF1 to RF4 (On)		0.1 GHz to 2 GHz
		2 GHz to 4 GHz
		4 GHz to 6 GHz
		6 GHz to 8 GHz
ISOLATION		
Between RFC and RF1 to RF4 (Off)		0.1 GHz to 2 GHz
		2 GHz to 4 GHz
		4 GHz to 6 GHz
		6 GHz to 8 GHz
RETURN LOSS		
RFC and RF1 to RF4 (On)		0.1 GHz to 2 GHz
		2 GHz to 4 GHz
		4 GHz to 6 GHz
		6 GHz to 8 GHz
RF1 to RF4 (Off)		0.1 GHz to 8 GHz
SWITCHING		
Rise and Fall Time	trise, t _{FALL}	10% to 90% of radio frequenc
On and Off Time	ton, toff	50% V_{CTL} to 90% of RF output
INPUT LINEARITY ¹		f = 250 MHz to 8 GHz
1 dB Power Compression	P1dB	$V_{EE} = -5 V$
		$V_{EE} = -3 V$
Third-Order Intercept	IP3	10 dBm per tone, 1 MHz spaci
		$V_{EE} = -5 V$
		$\lambda = 2\lambda$

						0.0
		2 GHz to 4 GHz	12	16		dB
		4 GHz to 6 GHz	11	16		dB
		6 GHz to 8 GHz	6	11		dB
RF1 to RF4 (Off)		0.1 GHz to 8 GHz	11	16		dB
SWITCHING						
Rise and Fall Time	trise, tfall	10% to 90% of radio frequency (RF) output		35		ns
On and Off Time	ton, toff	50% V _{CTL} to 90% of RF output		75		ns
INPUT LINEARITY ¹		f = 250 MHz to 8 GHz				
1 dB Power Compression	P1dB	$V_{EE} = -5 V$	23	28		dBm
		$V_{EE} = -3 V$		25		dBm
Third-Order Intercept	IP3	10 dBm per tone, 1 MHz spacing				
		$V_{EE} = -5 V$	40	44		dBm
		$V_{EE} = -3 V$		44		dBm
SUPPLY		V _{EE} pin				
Voltage	VEE		-5		-3	V
Current	I _{EE}			2.5	6	mA
DIGITAL CONTROL INPUTS		CTLA and CTLB pins				
Voltage	VCTL					
Low	VINL	$V_{EE} = -5 V$	-3		0	V
		$V_{EE} = -3 V$	-1		0	V
High	VINH	$V_{EE} = -5 V$	-5		-4.2	V
		$V_{EE} = -3 V$	-3		-2.2	V
Current	ICTL					
Low	I _{INL}			40		μΑ
High	linh			0.10		μΑ

¹ Input linearity performance degrades at frequencies less than 250 MHz.

ABSOLUTE MAXIMUM RATINGS

For recommended operating conditions, see Table 1.

Table 2.

Parameter	Rating
Negative Supply Voltage (V_{EE})	-7 V
Digital Control Input Voltage Range	$V_{\text{EE}}-0.5V$ to $+1V$
RF Input Power	
$f = 250 \text{ MHz}$ to 8 GHz, $T_{CASE} = 85^{\circ}C$	
$V_{EE} = -5 V$	
Through Path	28 dBm
Terminated Path	26.5 dBm
Hot Switching	22 dBm
$V_{EE} = -3 V$	
Through Path	25 dBm
Terminated Path	23.5 dBm
Hot Switching	19 dBm
Temperature	
Junction, T _J	150°C
Storage	–65°C to +150°C
Reflow	260°C
Junction to Case Thermal Resistance, θ_{JC}	
Through Path	107°C/W
Terminated Path	137°C/W
Electrostatic Discharge (ESD) Sensitivity	
Human Body Model (HBM)	250 V (Class 1A)

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

14305-002

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	RF4	RF4 Port. This pin is dc-coupled and matched to 50 Ω . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc.
2, 3, 10, 11, 13	NIC	Not Internally Connected. These pins are not connected internally; however, all data shown in this data sheet is measured when these pins are connected to the RF/dc ground externally.
4	RF3	RF3 Port. This pin is dc-coupled and matched to 50 Ω . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc.
5, 14, 16	GND	Ground. These pins connect to the RF/dc ground of the PCB.
6	VEE	Negative Supply Voltage Pin.
7	CTLB	Control Input 2 Pin. See Table 4 for the control voltage truth table.
8	CTLA	Control Input 1 Pin. See Table 4 for the control voltage truth table.
9	RF2	RF2 Port. This pin is dc-coupled and matched to 50 Ω . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc.
12	RF1	RF1 Port. This pin is dc-coupled and matched to 50 Ω . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc.
15	RFC	RF Common Port. This pin is dc-coupled and matched to 50 Ω . A dc blocking capacitor is required if the RF line potential does not equal 0 V dc.
	EPAD	Exposed Pad. The exposed pad must be connected to the RF/dc ground of the PCB.

INTERFACE SCHEMATICS



Figure 3. RFC and RF1 to RF4 Interface Schematic




Figure 4. CTLA and CTLB Interface Schematic




Figure 5. VEE Interface Schematic

TYPICAL PERFORMANCE CHARCTERISTICS

INSERTION LOSS, RETURN LOSS, AND ISOLATION




Figure 6. Insertion Loss vs. Frequency at Various Temperatures, Between RFC and RF1




Figure 7. Return Loss vs. Frequency for RFC, RF1 to RF4 On, and RF1 to RF4 Off




Figure 8. Insertion Loss vs. Frequency, Between RFC and RFx




Figure 9. Isolation vs. Frequency, Between RFC and RFx

INPUT POWER COMPRESSION AND INPUT IP3




Figure 10. Input Compression vs. Frequency at Various Temperatures, $V_{EE} = -5 V$




Figure 11. Input IP3 vs. Frequency at Room Temperature, $V_{EE} = -5 V$




Figure 12. Input Compression vs. Frequency at Various Temperatures, $V_{EE} = -3 V$




Figure 13. Input IP3 vs. Frequency at Room Temperature, $V_{EE} = -3 V$

THEORY OF OPERATION

The HMC344ALP3E requires a negative supply voltage at the V_{EE} pin and two logic control inputs at the CTLA and CTLB pins to control the state of the RF paths.

Depending on the logic level applied to the CTLA pin and the CTLB pin, one RF path is in the insertion loss state, while the other three paths are in an isolation state (see Table 4). The insertion loss path conducts the RF signal between the RF throw pin and the RF common pin, and the isolation paths provide high loss between the RF throw pins terminated to internal 50 Ω resistors and the insertion loss path.

The ideal power-up sequence is as follows:

- 1. Ground to the die bottom.
- 2. Power up V_{EE} .
- 3. Power up the digital control inputs. The relative order of the logic control inputs is not important. However, powering the digital control inputs before the V_{EE} supply can inadvertently become forward-biased and damage the internal ESD protection structures.
- 4. Apply an RF input signal. The design is bidirectional; the RF input signal can be applied to the RFC pin while the RF throw pins are the outputs, or the RF input signal can be applied to the RF throw pins, while the RFC pin is the output. All of the RF pins are dc-coupled to 0 V, and no dc blocking is required at the RF pins when the RF line potential equals 0 V.

The power-down sequence is the reverse of the power-up sequence.

Table 4. Contro	l Voltage	Truth Table
-----------------	-----------	-------------

Digital Control Input		RF Paths			
CTLA	CTLB	RFC to RF1	RFC to RF2	RFC to RF3	RFC to RF4
High	High	Insertion loss (on)	Isolation (off)	Isolation (off)	Isolation (off)
Low	High	Isolation (off)	Insertion loss (on)	Isolation (off)	Isolation (off)
High	Low	Isolation (off)	Isolation (off)	Insertion loss (on)	Isolation (off)
Low	Low	Isolation (off)	Isolation (off)	Isolation (off)	Insertion loss (on)

APPLICATIONS INFORMATION evaluation board

The EV1HMC344ALP3 is a 4-layer evaluation board. Each copper layer is 0.5 oz (0.7 mil) and separated by dielectric materials. Figure 14 shows the stack up for this evaluation board.




Figure 14. EV1HMC344ALP3 Evaluation Board (Cross Sectional View)

All RF and dc traces are routed on the top copper layer, and the inner and bottom layers are grounded planes that provide a solid ground for the RF transmission lines. The top dielectric material is a 10 mil Rogers RO4350. The middle and bottom dielectric materials provide mechanical strength. The overall board thickness is approximately 62 mil allowing the Subminiature Version A (SMA) launchers to be connected at the board edges.

The RF transmission lines were designed using a coplanar waveguide (CPWG) model, with a trace width of 16 mil and a ground clearance of 13 mil for a characteristic impedance of 50 Ω . For optimal RF and thermal grounding, arrange as many plated through vias as possible around the transmission lines and under the exposed pad of the package.

Figure 15 is the external interface circuit recommended for transistor to transistor level (TTL) compatible control of the negative voltage controlled switches.




Figure 15. TTL Interface Circuit

Figure 16 shows the layout of the EV1HMC344ALP3 evaluation board with component placement. The power supply port is connected to the V_{EE} test point, J8. Control voltages, CTLA and CTLB, are connected to the A and B test points, J9 and J10. The ground reference is connected to the GND test point, J11. The NIC pins are connected to the PCB ground to maximize isolation. Use a 1 nF bypass capacitor on the supply trace, V_{EE} , to filter high frequency noise.

The RF input and output ports (RFC, RF1 to RF4) connect through 50 Ω transmission lines to the SMA launchers, J1 to J5. These SMA launchers are soldered onto the board. For connection to the RF pins, R1 to R5 are populated with 0 Ω resistors. A through calibration line connects the unpopulated J6 and J7 launchers. This transmission line estimates the loss of the PCB over the environmental conditions being evaluated, as shown in Figure 17. Table 5 describes the evaluation board components.

Table 5. Evaluation Doard Components				
Default Value	Description			
0 Ω	Resistors, R0402 package			
1 nF	Capacitor, C0402 package			
Do not insert	Resistors, R0402 package			
Not applicable	PCB mount and SMA launchers			
Do not insert	PCB mount and SMA launchers			
Not applicable	DC pins			
HMC344ALP3E	SP4T switch			
104708-3	Evaluation PCB			
	Default Value 0 Ω 1 nF Do not insert Not applicable Do not insert Not applicable HMC344ALP3E			

HMC344ALP3E

14305-017





Figure 17. EV1HMC344ALP3 Evaluation Board Schematic

OUTLINE DIMENSIONS



Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
HMC344ALP3E	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-50
HMC344ALP3ETR	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-50
EV1HMC344ALP3		Evaluation Board	

¹ All models are RoHS compliant parts.

©2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14305-0-12/17(A)



www.analog.com

Rev. A | Page 11 of 11