## features

- High IIP3: +26.9dBm at 1950MHz
- 1.9 dB Conversion Gain
- Low Noise Figure: 11.8dB at 1950MHz
- 16.5dB NF Under 5dBm Blocking
- Low Power: 294mW
- Wide IF Frequency Range Up to 2.5 GHz
- LO Input $50 \Omega$ Matched when Shutdown
- $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ Operation ( $\mathrm{T}_{\mathrm{C}}$ )
- Very Small Solution Size
- Pin Compatible with LT5557
- 16-Lead ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) QFN package


## APPLICATIONS

- Wireless Infrastructure Receivers
- DPD Observation Receivers
- CATV Infrastructure


## DESCRIPTIOn

The LTC®5567 is optimized for RF downconverting mixer applications that require wide IF bandwidth. The part is also a pin-compatible upgrade to the LT5557 active mixer, offering higher linearity and 1dB compression, wider bandwidth, and lower output spurious levels. Integrated RF and LO transformers and LO buffer amplifiers allow a very compact solution.

The RF input is $50 \Omega$ matched from 1.4 GHz to 3 GHz , and easily matched for higher or lower RF frequencies with simple external matching. The LO input is $50 \Omega$ matched from 1 GHz to 4 GHz , even when the IC is disabled. The LO input is easily matched for higher or lower frequencies, as low as 300 MHz , with simple external matching. The low capacitance differential IF output is usable up to 2.5 GHz .
$\boldsymbol{\mathcal { O }}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

DPD Observation Receiver Mixer with 500MHz IF Bandwidth and +13dBm Input P1dB into 200 $\Omega$ Load


Voltage Conversion Gain, IIP3 and NF vs IF Frequency

ABSOLUTE MAXIMUM RATIOGS
(Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}, \mathrm{IF}^{+}, \mathrm{IF}^{-}$) ..... 4.0V
Enable Input Voltage (EN)

$\qquad$ ..... -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
LO Input Power (300MHz to 4.5 GHz ) ..... $+10 \mathrm{dBm}$
LO Input DC Voltage ..... $\pm 0.1 \mathrm{~V}$
RF Input Power ( 300 MHz to 4 GHz ) ..... $+15 \mathrm{dBm}$
RF Input DC Voltage ..... $\pm 0.1 \mathrm{~V}$
TEMP Monitor Input Current ..... 10 mA
Operating Temperature Range ( $\mathrm{T}_{\mathrm{C}}$ ) ........ $-40^{\circ} \mathrm{C}$ to ..... $05^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $150^{\circ} \mathrm{C}$
Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
PIn CONFIGURATIOn

## PIn COnfiGuRATIOn



16-LEAD ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) PLASTIC QFN $\mathrm{T}_{\mathrm{JMAX}}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JC}}=8^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 17) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | CASE TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC5567IUF\#PBF | LTC5567IUF\#TRPBF | 5567 | $16-$ Lead $(4 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## AC ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{Cc}}=3.3 \mathrm{~V}, \mathrm{EN}=$ High. Test circuit shown in Figure 1.


 $P_{\mathrm{RF}}=-6 \mathrm{dBm}(-6 \mathrm{dBm} /$ tone for 2-tone tests), unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3, 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Conversion Gain | $\begin{aligned} & \mathrm{RF}=450 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=850 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=1950 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=2550 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=3500 \mathrm{MHz}, \text { Low Side LO } \end{aligned}$ | 0.8 | $\begin{aligned} & 1.5 \\ & 2.0 \\ & 1.9 \\ & 1.7 \\ & 1.2 \end{aligned}$ |  | $d B$ $d B$ $d B$ $d B$ $d B$ |
| Conversion Gain Flatness | RF $=1950 \pm 30 \mathrm{MHz}, \mathrm{LO}=1797 \mathrm{MHz}$, IF = $153 \pm 30 \mathrm{MHz}$ |  | $\pm 0.09$ |  | dB |
| Conversion Gain vs Temperature | $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{RF}=1950 \mathrm{MHz}$, Low Side LO |  | -0.013 |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| 2-Tone Input 3rd Order Intercept ( $\Delta \mathrm{f}_{\mathrm{RF}}=2 \mathrm{MHz}$ ) | $\begin{aligned} & \hline \mathrm{RF}=450 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=850 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=1950 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=2550 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=3500 \mathrm{MHz}, \text { Low Side LO } \end{aligned}$ | 24.2 | $\begin{aligned} & 26.0 \\ & 26.7 \\ & 26.9 \\ & 26.0 \\ & 26.5 \end{aligned}$ |  | dBm <br> dBm <br> dBm <br> dBm <br> dBm |
| 2-Tone Input 2nd Order Intercept $\left(\Delta f_{\mathrm{RF}}=154 \mathrm{MHz}=\mathrm{f}_{\mathrm{IM} 2}\right)$ | $\begin{aligned} & \hline \mathrm{RF}=450 \mathrm{MHz}(527 \mathrm{MHz} / 373 \mathrm{MHz}), \mathrm{LO}=603 \mathrm{MHz} \\ & \mathrm{RF}=850 \mathrm{MHz}(927 \mathrm{MHz} / 773 \mathrm{MHz}), \mathrm{LO}=1003 \mathrm{MHz} \\ & \mathrm{RF}=1950 \mathrm{MHz}(2027 \mathrm{MHz} / 1873 \mathrm{MHz}), \mathrm{LO}=1797 \mathrm{MHz} \\ & \mathrm{RF}=2550 \mathrm{MHz}(2627 \mathrm{MHz} / 2473 \mathrm{MHz}), \mathrm{LO}=2397 \mathrm{MHz} \\ & \mathrm{RF}=3500 \mathrm{MHz}(3577 \mathrm{MHz} / 3423 \mathrm{MHz}), \mathrm{LO}=3347 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 67 \\ & 64 \\ & 72 \\ & 71 \\ & 63 \\ & \hline \end{aligned}$ |  | dBm <br> dBm <br> dBm <br> dBm <br> dBm |
| SSB Noise Figure | $\begin{aligned} & \text { RF }=450 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=850 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=1950 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=2550 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=3500 \mathrm{MHz}, \text { Low Side LO } \end{aligned}$ |  | $\begin{aligned} & \hline 12.5 \\ & 11.4 \\ & 11.8 \\ & 12.6 \\ & 14.6 \end{aligned}$ | 13.5 | $d B$ $d B$ $d B$ $d B$ $d B$ |
| SSB Noise Figure Under Blocking | RF $=850 \mathrm{MHz}$, High Side LO, 750 MHz Blocker at 5 dBm RF $=1950 \mathrm{MHz}$, Low Side LO, 2050MHz Blocker at 5dBm |  | $\begin{aligned} & 16.5 \\ & 16.5 \end{aligned}$ |  | dB $d B$ |
| LO to RF Leakage | $\begin{aligned} & \mathrm{LO}=300 \mathrm{MHz} \text { to } 700 \mathrm{MHz} \\ & \mathrm{LO}=700 \mathrm{MHz} \text { to } 2200 \mathrm{MHz} \\ & \mathrm{LO}=2200 \mathrm{MHz} \text { to } 4500 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <-62 \\ & <-56 \\ & <-47 \end{aligned}$ |  | dBm <br> dBm <br> dBm |
| LO to IF Leakage | $\begin{aligned} & \mathrm{LO}=300 \mathrm{MHz} \text { to } 500 \mathrm{MHz} \\ & \mathrm{LO}=500 \mathrm{MHz} \text { to } 700 \mathrm{MHz} \\ & \mathrm{LO}=700 \mathrm{MHz} \text { to } 4500 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & <-43 \\ & <-37 \\ & <-41 \end{aligned}$ |  | dBm <br> dBm <br> dBm |
| 1/2IF Output Spurious Product <br> ( $f_{\text {RF }}$ Offset to Produce Spur at $f_{\mathrm{f}}=153 \mathrm{MHz}$ ) | $850 \mathrm{MHz}: \mathrm{f}_{\mathrm{RF}}=926.5 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{f}_{\mathrm{L} 0}=1003 \mathrm{MHz}$ $1950 \mathrm{MHz}: \mathrm{f}_{\mathrm{RF}}=1873.5 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{f}_{\mathrm{L} O}=1797 \mathrm{MHz}$ |  | $\begin{aligned} & -78 \\ & -73 \end{aligned}$ |  | dBC dBc |
| 1/3IF Output Spurious Product <br> ( $f_{\text {RF }}$ Offset to Produce Spur at $f_{\mathrm{IF}}=153 \mathrm{MHz}$ ) | $850 \mathrm{MHz}: \mathrm{f}_{\mathrm{RF}}=952 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1003 \mathrm{MHz}$ $1950 \mathrm{MHz}: \mathrm{f}_{\mathrm{RF}}=1848 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1797 \mathrm{MHz}$ |  | $\begin{aligned} & -82 \\ & -80 \end{aligned}$ |  | dBC dBc |
| Input 1dB Compression | $\begin{aligned} & \text { RF }=450 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=850 \mathrm{MHz}, \text { High Side LO } \\ & \mathrm{RF}=1950 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=2550 \mathrm{MHz}, \text { Low Side LO } \\ & \mathrm{RF}=3500 \mathrm{MHz}, \text { Low Side LO } \end{aligned}$ |  | $\begin{aligned} & 11.0 \\ & 10.9 \\ & 10.1 \\ & 10.2 \\ & 10.4 \end{aligned}$ |  | dBm <br> dBm <br> dBm <br> dBm <br> dBm |

## 

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage (VCC) |  | 3.0 | 3.3 | 3.6 | V |  |
| Supply Current | Enabled | EN = High |  | 89 | 105 | mA |
|  | Disabled | EN = Low |  |  | 100 | $\mu \mathrm{~A}$ |

Enable Logic Input (EN)

| Input High Voltage (On) |  | 2.5 | V |  |
| :--- | :--- | :--- | :---: | :---: |
| Input Low Voltage (Off) |  | 0.3 | V |  |
| Input Current | $-0.3 \mathrm{~V} \mathrm{to} \mathrm{V} \mathrm{CC}+0.3 \mathrm{~V}$ | -30 | 100 | $\mu \mathrm{~A}$ |
| Turn-On Time |  | 0.6 | $\mu \mathrm{~s}$ |  |
| Turn-Off Time |  | 0.5 | $\mu \mathrm{~s}$ |  |

Mixer DC Current Adjust (IADJ)

| Open-Circuit DC Voltage |  | 2.2 | V |
| :--- | :--- | :--- | :---: |
| Short-Circuit DC Current | Pin Shorted to Ground | 1.8 | mA |

Temperature Sensing Diode (TEMP)

| DC Voltage at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{IN}}=10 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{N}}=80 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 716 \\ & 773 \end{aligned}$ | mV mV |
| :---: | :---: | :---: | :---: |
| Voltage Temperature Coefficient | $\begin{aligned} & \mathrm{I}_{\mathrm{NN}}=10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{N}}=80 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline-1.75 \\ & -1.56 \end{aligned}$ | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC5567 is guaranteed functional over the $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ case temperature range $\left(\theta_{\mathrm{JC}}=8^{\circ} \mathrm{C} / \mathrm{W}\right)$.

Note 3: SSB Noise Figure measured with a small-signal noise source, bandpass filter and 2dB matching pad on RF input, and bandpass filter on the LO input.
Note 4: Specified performance includes 4:1 IF transformer and evaluation PCB losses.

## TYPICAL DC PGRFORMAOCE CHARACTERISTICS $E N=$ High, Test tircuit shown in Figure 1.



TEMP Diode Voltage vs Junction

Temperature

 Figure 1. $\mathrm{V}_{\mathrm{C} C}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{RF}}=-6 \mathrm{dBm}(-6 \mathrm{dBm} /$ tone for 2-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz}$ ), $\mathrm{IF}=153 \mathrm{MHz}$ unless otherwise noted.


Conversion Gain, IIP3 and NF vs RF Frequency (High Side LO)


1950MHz Conversion Gain, IIP3 and NF vs LO Power (Low Side LO)


1950MHz Conversion Gain, IIP3 and NF vs LO Power (High Side LO)


2550MHz Conversion Gain, IIP3 and NF vs LO Power (Low Side LO)


2550MHz Conversion Gain, IIP3 and NF vs LO Power (High Side LO)



5567 G09

LO Leakage vs LO Frequency


TYPICAL PGRFORMANCE CHARACTERISTICS 1400MHzto $3000 \mathrm{MHzapplication} .\mathrm{Testiriruit} \mathrm{shown} \mathrm{in}^{\text {I }}$
Figure 1. $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{RF}}=-6 \mathrm{dBm}(-6 \mathrm{dBm} /$ tone for 2-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz}$ ), IF $=153 \mathrm{MHz}$ unless otherwise noted.


SSB Noise Figure vs RF Blocker Level


1950MHz Conversion Gain Distribution


Single Tone IF Output Power, $2 \times 2$ and $3 \times 3$ Spurs vs RF Input Power


Conversion Gain, IIP3, NF and RF Input P1dB vs Temperature


1950MHz IIP3 Distribution


$2 \times 2$ and $3 \times 3$ Spur Suppression vs LO Power

Conversion Gain, IIP3 and NF vs Supply Voltage


1950MHz SSB NF Distribution


TYPICAL PERFORMANCE CHARACTERISTICS 7 7oonhzto 10000Mzz application. Test tircuit shown in Figure 1. $\mathrm{V}_{\mathrm{C} C}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{L} O}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{RF}}=-6 \mathrm{dBm}(-6 \mathrm{dBm} /$ tone for 2-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz}$ ), IF $=153 \mathrm{MHz}$ unless otherwise noted.


RF Isolation and LO Leakage vs
Frequency


2-Tone IF Output Power, IM3 and IM5 vs RF Input Power


850MHz Conversion Gain, IIP3 and NF vs LO Power


Conversion Gain, IIP3, NF and RF Input P1dB vs Temperature


Single Tone IF Output Power, $2 \times 2$ and $3 \times 3$ Spurs vs RF Input Power


850MHz Conversion Gain, IIP3 and NF vs Supply Voltage


SSB Noise Figure vs RF Blocker Level

$2 \times 2$ and $3 \times 3$ Spur Suppression vs LO Power


TYPICAL PERFORMANCE CHARACTERISTICS 400MHz to 500 MHz application. Test circuit shown in
Figure 1. $\mathrm{V}_{\mathrm{C} C}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{L} O}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{RF}}=-6 \mathrm{dBm}(-6 \mathrm{dBm} /$ tone for 2-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz}$ ), $\mathrm{IF}=153 \mathrm{MHz}$ unless otherwise noted.


3GHz to 4GHz application. Test circuit shown in Figure 1.


RF Isolation vs RF Frequency


3500MHz Conversion Gain, IIP3 and NF vs LO Power


LO leakage vs LO Frequency


3500 MHz Conversion Gain, IIP3 and NF vs Supply Voltage


Conversion Gain, IIP3 and RF Input P1dB vs Temperature


## PIn fUnCTIOnS

TEMP (Pin 1): Temperature Sensing Diode. This pin is connected to the anode of a diode that may be used to measure the die temperature, by forcing a current and measuring the voltage.

GND (Pins 2, 4, 9, 12, 13, 16, Exposed Pad Pin 17): Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad metal of the package provides both electrical contact to ground and good thermal contact to the printed circuit board.
RF (Pin 3): Single-Ended RF Input. This pin is internally connected to the primary winding of the integrated RF transformer, which has low DC resistance to ground. A series DC-blocking capacitor must be used if the RF source has DC voltage present. The RF input is $50 \Omega$ impedance matched from 1.4 GHz to 3 GHz , as long as the mixer is enabled. Operation down to 300 MHz or up to 4 GHz is possible with external matching.

EN (Pin 5): Enable Pin. When the input voltage is greater than 2.5 V , the mixer is enabled. When the input voltage is less than 0.3 V , the mixer is disabled. Typical input current is less than $30 \mu A$. This pin has an internal pull-down resistor.
$V_{\text {Cc }}$ (Pin 6): Power Supply Pin. This pin must be connected to a regulated 3.3 V supply, with a bypass capacitor located close to the pin. Typical DC current consumption is 34 mA .

NC (Pins 7, 14): These pins are not connected internally. They can be left floating, connected to ground, or to $\mathrm{V}_{\text {CC }}$.
IADJ (Pin 8): This pin allows adjustment of the mixer DC supply current. Typical open-circuit DC voltage is 2.2 V . This pin should be left floating for optimum performance.

IF+/IF- (Pin 11/Pin 10): Open-Collector Differential IF Output. These pins must be connected to the $V_{\text {CC }}$ supply through impedance-matching inductors or a transformer center tap. Typical DC current consumption is 27.5 mA into each pin.

LO (Pin 15): Single-Ended Local Oscillator Input. This pin is internally connected to the primary winding of an integrated transformer, which has low DC resistance to ground. A series DC-blocking capacitor must be used to avoid damage to the internal transformer. This input is $50 \Omega$ impedance matched from 1 GHz to 4 GHz , even when the IC is disabled. Operation down to 300 MHz or up to 4.5 GHz is possible with external matching.

## BLOCK DIAGRAM



## LTC5567

## TEST CIRCUIT

DC1861A


| APPLICATION |  | RF MATCH |  |  | LO MATCH |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF (MHz) | LO | C3 | C4 | L3 | C5 | C6 |
| 300 to 400 | HS | 120 pF | 18 pF | 2.2 nH | 47 pF | 15 pF |
| 400 to 500 | HS | 120 pF | 12 pF | 2 nH | 27 pF | 10 pF |
| 700 to 1000 | HS | 120 pF | 4.7 pF | - | 6.8 pF | 2.7 pF |
| 1400 to 3000 | LS, HS | 2.7 pF | - | - | 3.9 pF | - |
| 3000 to 4000 | LS | 3.9 pF | 0.7 pF | - | 3.9 pF | - |
| LS = Low side, HS = High side |  |  |  |  |  |  |


| REF DES | VALUE | SIZE | VENDOR | REF DES | VALUE | SIZE | VENDOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C1, C2 | 10nF | 0402 | AVX | C9 | $1 \mu F$ | 0603 | AVX |
| C3-C6 | See Table | 0402 | AVX | T1 | $4: 1$ | - | Mini-Circuits TC8-1-10LN + |
| C7, C8 | 330 pF | 0402 | AVX | L1, L2 | 300 nH | 0603 | Coilcraft 0603HP |
| R1, R2 | $3.01 \mathrm{k}, 1 \%$ | 0402 |  | L3 | See Table | 0402 | Coilcraft 0402HP |

Figure 1. Standard Downmixer Test Circuit Schematic (153MHz Bandpass IF Matching)

## APPLICATIONS INFORMATION

## Introduction

The LTC5567 incorporates a high linearity double-balanced active mixer, a high-speed limiting LO buffer and bias/ enable circuits. See the Pin Functions and Block Diagram sections for a description of each pin. A test circuit schematic showing all external components required for the data sheet specified performance is shown in Figure 1. A few additional components may be used to modify the DC supply current or frequency response, which will be discussed in the following sections.
The LO and RF inputs are single ended. The IF output is differential. Low side or high side LO injection may be used. The test circuit, shown in Figure 1, utilizes bandpass IF output matching and an 8:1 IF transformer to realize a $50 \Omega$ single-ended IF output. The evaluation board layout is shown in Figure 2.

## RF Input

A simplified schematic of the mixer's RF input is shown in Figure 3. As shown, one terminal of the integrated RF transformer's primary winding is connected to Pin 3, while the other terminal is DC-grounded internally. For this reason, a series DC-blocking capacitor (C3) is needed if the RF source has DC voltage present. The DC resistance of the primary winding is approximately $4 \Omega$. The secondary winding of the RF transformer is internally connected to the RF buffer amplifier.
The RF input is $50 \Omega$ matched from 1400 MHz to 3000 MHz with a single 2.7pF series capacitor on the input. Matching to RF frequencies above or below this frequency range is easily accomplished by adding shunt capacitor C 4 , shown in Figure 3. For RF frequencies below 500 MHz , series


Figure 2. Evaluation Board Layout

## APPLICATIONS InFORMATION



Figure 3. RF Input Schematic
inductor L3 is also needed. The evaluation board does not have provisions for L3, so the RF input trace needs to be cut to install it in series. The RF input matching element values for each application are tabulated in Figure 1. Measured RF input return losses are shown in Figure 4. The RF input impedance and input reflection coefficient, versus frequency are listed in Table 1.

Table 1. RF Input Impedance and S11 (At Pin 3, No External Matching, Mixer Enabled)

| FREQUENCY <br> (MHz) | INPUT <br> IMPEDANCE | S11 |  |
| :---: | :---: | :---: | :---: |
|  |  | ANGLE |  |
| 200 | $6.0+j 8.0$ | 0.79 | 161.6 |
| 350 | $9.0+j 11.9$ | 0.71 | 152.1 |
| 450 | $11.0+j 14.1$ | 0.66 | 147.0 |
| 575 | $13.3+j 15.9$ | 0.61 | 142.5 |
| 700 | $15.4+j 17.5$ | 0.57 | 138.1 |
| 900 | $18.5+j 20.0$ | 0.52 | 131.1 |
| 1100 | $21.7+\mathrm{j} 22.0$ | 0.48 | 125.1 |
| 1400 | $27.4+\mathrm{j} 24.2$ | 0.41 | 115.6 |
| 1700 | $33.7+\mathrm{j} 24.2$ | 0.33 | 107.9 |
| 1950 | $39.1+\mathrm{j} 21.6$ | 0.26 | 103.1 |
| 2200 | $42.6+\mathrm{j} 16.1$ | 0.19 | 104.9 |
| 2450 | $42.6+\mathrm{j} 9.9$ | 0.13 | 120.8 |
| 2700 | $38.8+\mathrm{j} 4.3$ | 0.14 | 155.9 |
| 3000 | $31.9+\mathrm{j} 2.3$ | 0.22 | 171.3 |
| 3300 | $24.8+\mathrm{j} 4.0$ | 0.34 | 167.9 |
| 3600 | $19.5+\mathrm{j} 8.2$ | 0.45 | 158.3 |
| 3900 | $15.4+\mathrm{j} 13.4$ | 0.56 | 147.3 |
| 4200 | $12.6+\mathrm{j} 18.7$ | 0.64 | 136.8 |
| 4500 | $10.9+\mathrm{j} 24.2$ | 0.70 | 126.6 |



Figure 4. RF Input Return Loss


Figure 5. LO Input Schematic

## LO Input

A simplified schematic of the LO input, with external components is shown in Figure 5. Similar to the RF input, the integrated LO transformer's primary winding is DC-grounded internally, and therefore requires an external DC-blocking capacitor. Capacitor C5 provides the necessary DC-blocking, and optimizes the LO input match over the 1 GHz to 4 GHz frequency range. The nominal LO input level is 0 dBm although the limiting amplifiers will deliver excellent performance over a $\pm 5 \mathrm{~dB}$ input power range. LO input power greater than +6 dBm may cause conduction of the internal ESD diodes.

To optimize the LO input match for frequencies below 1 GHz , the value of $\mathrm{C5}$ is increased and shunt capacitor C6 is added. A summary of values for C5 and C6, versus LO

## APPLICATIONS INFORMATION

frequency range is listed in Table 2. Measured LO input return losses are shown in Figure 6. Finally, LO input impedance and input reflection coefficient, versus frequency is shown in Table 3.

Table 2. LO Input Matching Values vs LO Frequency Range

| FREQUENCY (MHz) | C5 (pF) | C6 (pF) |
| :---: | :---: | :---: |
| 285 to 392 | 330 | 33 |
| 338 to 415 | 330 | 22 |
| 415 to 505 | 56 | 18 |
| 525 to 635 | 27 | 10 |
| 645 to 803 | 15 | 7.5 |
| 800 to 1150 | 6.8 | 2.7 |
| 1000 to 4000 | 3.9 | - |
| 3000 to 4500 | 1.8 | 0.2 |


$-\mathrm{C5}=27 \mathrm{pF}, \mathrm{C6}=10 \mathrm{pF}$
$--C 5=6.8 \mathrm{pF}, \mathrm{C} 6=2.7 \mathrm{pF}$
--- C5 = 3.9pF
$=--\mathrm{C} 5=1.8 \mathrm{pF}, \mathrm{C} 6=0.2 \mathrm{pF}$
Figure 6. LO Input Return Loss
The LO buffers have been designed such that the LO input impedance does not change significantly when the IC is disabled. This feature only requires that supply voltage is applied. The actual performance of this feature is shown in Figure 7. As shown, the LO input return loss is better than 10 dB over the 1 GHz to 4 GHz frequency range when the IC is enabled or disabled.

Table 3. LO Input Impedance and S11 (At Pin 15, No External Matching, Mixer Enabled)

| FREQUENCY <br> (MHz) | INPUT | S11 |  |
| :---: | :---: | :---: | :---: |
|  |  | MAG | ANGLE |
| 350 | $5.2+\mathrm{j} 14.9$ | 0.83 | 146.5 |
| 400 | $6.0+\mathrm{j} 17.3$ | 0.81 | 141.7 |
| 450 | $6.6+\mathrm{j} 19.5$ | 0.80 | 137.0 |
| 500 | $7.2+\mathrm{j} 21.5$ | 0.78 | 132.7 |
| 600 | $9.1+\mathrm{j} 26.5$ | 0.75 | 123.6 |
| 800 | $15.1+\mathrm{j} 35.7$ | 0.67 | 106.0 |
| 1000 | $24.9+\mathrm{j} 43.6$ | 0.58 | 89.5 |
| 1500 | $67.5+\mathrm{j} 36.4$ | 0.33 | 47.1 |
| 2000 | $61.7-\mathrm{j} 4.2$ | 0.11 | -18.3 |
| 2500 | $40.3-\mathrm{j} 7.1$ | 0.13 | -139.4 |
| 3000 | $31.7+\mathrm{j} 1.8$ | 0.23 | 173.1 |
| 3500 | $29.8+\mathrm{j} 12.3$ | 0.29 | 140.0 |
| 4000 | $31.5+\mathrm{j} 22.9$ | 0.35 | 113.2 |
| 4500 | $36.0+\mathrm{j} 32.4$ | 0.38 | 92.8 |



Figure 7. LO Input Return Loss-Mixer Enabled and Disabled

## IF Output

The IF output schematic with external matching components is shown in Figure 8. As shown, the output is differential open collector. Each IF output pin must be biased at the supply voltage ( $V_{C C}$ ), which is applied through the external matching inductors (L1 and L2) shown in Figure 8. Each pin draws approximately 27.5 mA of DC supply current ( 55 mA total).

## APPLICATIONS InFORMATION

The differential IF output impedance can be modeled as a frequency-dependent parallel R-C circuit, using the values listed in Table 4. This data is referenced to the package pins (with no external components) and includes the effects of the IC and package parasitics. Resistors R1 and R2 are used to reduce the output resistance, which increases the IF bandwidth and input P1dB, but reduces the conversion gain. The standard downmixer test circuit shown in Figure 1 uses bandpass matching and 3.01k resistors to realize a $400 \Omega$ differential output, followed by an 8:1 transformer to get a $50 \Omega$ single-ended output. C7 and C8 are 330pF DC-blocking capacitors. The values of L 1 and L 2 are calculated to resonate with the internal IF capacitance ( $\mathrm{C}_{\mathrm{IF}}$ ) at the desired IF center frequency, using the following equation:

$$
\mathrm{L} 1, \mathrm{~L} 2=\frac{1}{\left(2 \cdot \pi \cdot \bullet_{\mathrm{IF}}\right)^{2} \cdot 2 \cdot \mathrm{C}_{\mathrm{IF}}}
$$

For IF frequencies below 100 MHz , the inductor values become unreasonably high and the highpass impedance matching network described in a later section is preferred, due to its lower inductor values.


Figure 8. IF Output Schematic with External Matching
Table 4 summarizes the optimum IF matching inductor values, versus IF center frequency, to be used in the standard downmixer test circuit shown in Figure 1. The
measured 1 dB (conversion gain) IF frequency range for each inductor value is shown. The inductor values listed are less than the ideal calculated values due to the additional capacitance of the 8:1 transformer. For differential IF output applications where the $8: 1$ transformer is eliminated, the ideal calculated values should be used. Measured IF output return losses are shown in Figure 9.

Table 4. IF Output Impedance and Bandpass Matching Element Values vs IF Frequency.

| IF FREQUENCY (MHz) | DIFFERENTIAL IF OUTPUT IMPEDANCE $\left(\mathrm{R}_{\mathrm{IF}} \mid \mathrm{C}_{\mathrm{F}}\right)$ | IF MATCHING USING TC8-1 |  |
| :---: | :---: | :---: | :---: |
|  |  | L1, L2 | 1dB IF FREQUENCY RANGE (MHz) |
| 140 | $532 \Omega\|\mid 1.0 \mathrm{pF}$ | 390 nH | 65 to 327 |
| 153 | $532 \Omega\|\mid 1.0 \mathrm{pF}$ | 300 nH | 84 to 350 |
| 190 | $530 \Omega\|\mid 1.0 p F$ | 210 nH | 107 to 375 |
| 250 | $525 \Omega\|\mid 1.0 \mathrm{pF}$ | 120 nH | 160 to 415 |
| 380 | $511 \Omega\|\mid 1.0 \mathrm{OpF}$ | 51nH | 288 to 520 |
| 500 | $500 \Omega\|\mid 1.03 \mathrm{pF}$ |  |  |
| 1000 | $454 \Omega\|\mid 1.07 \mathrm{pF}$ |  |  |
| 1500 | 364 ${ }^{\| \| 1.12 p F}$ |  |  |
| 2000 | $268 \Omega\|\mid 1.24 \mathrm{pF}$ |  |  |
| 2500 | 209 ${ }^{\| \| 1.41 p F}$ |  |  |



Figure 9. IF Output Return Loss-400 $\Omega$ Bandpass Matching with 8:1 Transformer

## Wideband Differential IF Output

Wide IF bandwidth and high input 1dB compression are obtained by reducing the IF output resistance with resistors R1 and R2. This will reduce the mixer's conversion gain, but will not degrade the IIP3 or noise figure.

## APPLICATIONS INFORMATION

The IF matching shown in Figure 10 uses $249 \Omega$ resistors and 390 nH supply chokes to produce a wideband $200 \Omega$ differential output. This differential output is suitable for driving a wideband differential amplifier, filter, or a wideband 4:1 transformer. The evaluation board layout allows the removal of the IF transformer to evaluate the mixer performance with a differential output.

The complete test circuit, shown in Figure 11, uses resistive impedance matching attenuators (L-pads) on the evaluation board to transform each $100 \Omega$ IF output to $50 \Omega$. An external $0^{\circ} / 180^{\circ}$ power combiner is then used to convert the $100 \Omega$ differential output to $50 \Omega$ single-ended, to facilitate measurement.

Table 5 compares the IF bandwidth and 1 dB compression for the standard $400 \Omega$ and wideband $200 \Omega$ IF output resistances. As shown, the $200 \Omega$ matching doubles the IF bandwidth, and increases the RF input P1dB to +13 dBm .


Figure 10. Wideband $200 \Omega$ Differential Output

Table 5. IF Bandwidth and 1dB Compression for $400 \Omega$ and $200 \Omega$ Differential IF Output Resistance ( $\mathrm{RF}=1.69$ to 2.24 GHz , $\mathrm{LO}=1.65 \mathrm{GHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{L} 1, \mathrm{~L} 2=390 \mathrm{nH}$ )

| $\mathbf{R}_{\text {OUT }}$ <br> $(\boldsymbol{\Omega})$ | R1, R2 <br> $(\boldsymbol{\Omega})$ | P1dB <br> $(\mathbf{d B m})$ | 1dB (CONVERSION GAIN) <br> IF FREQUENCY RANGE |
| :---: | :---: | :---: | :---: |
| 400 | 3.01 k | 10.1 | 65 MHz to 327 MHz |
| 200 | 249 | 13.0 | 45 MHz to 580 MHz |

Measured voltage conversion gain, IIP3 and SSB noise figure, at the $200 \Omega$ differential output are plotted in Figure 12. Voltage gain, rather than power gain, is plotted to emphasize the voltage gain due to the $200 \Omega$ output. As shown, the conversion gain is flat within 1 dB over the 45 MHz to 590 MHz IF output frequency range.


Figure 12. Voltage Conversion Gain, IIP3 and NF vs IF Output Frequency for Wideband 200 2 Differential IF


Figure 11. Test Circuit for Wideband $200 \Omega$ Differential Output

## APPLICATIONS InFORMATION

## Highpass IF Matching

By simply changing component values, the bandpass IF output matching network can be changed to a highpass impedance transforming network. This matching network will drive a lower impedance differential load (or transformer), like the $200 \Omega$ wideband bandpass matching previously described, while delivering higher conversion gain, similar to the $400 \Omega$ bandpass matching. The highpass matching network will have less IF bandwidth than the bandpass matching. It also uses smaller inductance values; an advantage when designing for IFcenter frequencies well below 100MHz.

Referring to the small-signal output network schematic in Figure 13, the reactive matching element values (L1, L2, C 7 and $\mathrm{C8}$ ) are calculated using the following equations. The source resistance $\left(R_{S}\right)$ is the parallel combination of external resistors R1 + R2 and the internal IF resistance, $\mathrm{R}_{\mathrm{IF}}$ taken from Table 4. The differential load resistance $\left(R_{L}\right)$ is typically $200 \Omega$, but can be less. $C_{I F}$, the IF output capacitance, is taken from Table 4. Choosing $R_{S}$ in the $380 \Omega$ to $450 \Omega$ range will yield power conversion gains around 2 dB .

$$
\begin{array}{ll}
R_{S}=R_{I F} \| 2 \cdot R_{1} & \left(R 1=R_{2}\right) \\
Q=\sqrt{\left(R_{S} / \overline{\left.R_{L}-1\right)}\right.} & \left(R_{S}>R_{L}\right) \\
Y_{L}=Q / R_{S}+\left(\omega_{I F} \cdot C_{I F}\right) & \\
L 1, L 2=1 /\left(2 \cdot Y_{L} \cdot \omega_{I F}\right) & \\
C 7, C 8=2 /\left(Q \cdot R_{L} \cdot \omega_{I F}\right) &
\end{array}
$$



Figure 13. IF Output Circuit for Highpass Matching Element Value Calculations

To demonstrate the highpass impedance transformer output matching, these equations were used to calculate the element values for a 153 MHz IF frequency and $200 \Omega$ differential load resistance. The output matching on the
wideband test circuit, shown in Figure 11, was modified with the following new element values, and re-tested.

$$
\begin{aligned}
& \mathrm{L} 1, \mathrm{~L} 2=150 \mathrm{nH} \\
& \mathrm{C} 7, \mathrm{C} 8=10 \mathrm{pF} \\
& \mathrm{R} 1, \mathrm{R} 2=1.1 \mathrm{k}
\end{aligned}
$$

Measured voltage conversion gain for the highpass and wideband bandpass methods are shown in Figure 14, for comparison. Both circuits are driving a $200 \Omega$ differential load, but the highpass version delivers 2.3dB of additional gain at 153 MHz . Measured performance for both circuits is summarized in Table 6. As shown, the highpass method has less than half the IF bandwidth, and 3dB lower P1dB.

Table 6. Measured Performance Comparison for Highpass and Wideband IF Matching (RF $=1950 \mathrm{MHz}$, IF $=153 \mathrm{MHz}$, Low Side LO).

| IF MATCHING | $\mathbf{G}_{V}$ <br> $(\mathbf{d B})$ | IIP3 <br> $(\mathbf{d B m})$ | P1dB <br> $(\mathbf{d B m})$ | 1dB (CONVERSION GAIN) <br> IF FREQUENCY RANGE |
| :---: | :---: | :---: | :---: | :---: |
| Highpass | 8.5 | 26.9 | 10.0 | 110 MHz to 320 MHz |
| Wideband | 6.2 | 26.9 | 13.0 | 45 MHz to 590 MHz |



Figure 14. Voltage Conversion Gain versus IF Frequency for 153MHz Highpass and Wideband Bandpass IF Matching Networks

## Mixer Bias Current Reduction

The IADJ pin (Pin 8) is available for reducing the mixer core DC current consumption at the expense of linearity and P1dB. For the highest performance, this pin should be left open circuit. As shown in Figure 15, an internal bias circuit produces a 3 mA reference current for the mixer core. If a resistor is connected to Pin 8 , as shown

## APPLICATIONS INFORMATION



Figure 15. IADJ Interface
in Figure 15, a portion of the reference current can be shunted to ground, resulting in reduced mixer core current. For example, R3 $=1 \mathrm{k}$ will shunt away 1 mA from Pin 8 and reduce the mixer core current by $33 \%$. The nominal, open-circuit DC voltage at the IADJ pin is 2.2 V . Table 7 lists DC supply current and RF performance at 1950 MHz for various values of R3.

Table 7. Mixer Performance with Reduced Current
(RF = 1950MHz, Low Side LO, IF = 153MHz)

| R3 $(\boldsymbol{\Omega})$ | $\mathbf{I}_{\mathbf{C C}}(\mathrm{mA})$ | $\mathbf{G}_{\boldsymbol{C}}(\mathrm{dB})$ | IIP3 <br> $(\mathbf{d B m})$ | $\mathbf{P 1 d B}$ <br> $(\mathrm{dBm})$ | $\mathbf{N F}(\mathrm{dB})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Open | 89.0 | 1.9 | 26.9 | 10.2 | 11.8 |
| 10 k | 84.6 | 1.9 | 25.7 | 10.2 | 11.5 |
| 1 k | 70.4 | 1.6 | 21.4 | 10.1 | 10.5 |
| 330 | 62.9 | 1.3 | 19.3 | 9.5 | 10.3 |
| 100 | 58.3 | 1.0 | 17.9 | 8.5 | 10.1 |

## Enable Interface

Figure 16 shows a simplified schematic of the enable interface. To enable the mixer, the EN voltage must be higher than 2.5 V . If the enable function is not required, the pin should be connected directly to $\mathrm{V}_{\mathrm{CC}}$. The voltage at the EN pin should never exceed the power supply voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ by more than 0.3 V . If this should occur, the supply current could be sourced through the ESD diode, potentially damaging the IC.


Figure 16. Enable Input Circuit
The EN pin has an internal 300k pull-down resistor. Therefore, the mixer will be disabled with the enable pin left floating.

## Supply Voltage Ramping

Fast ramping of the supply voltage can cause a current glitch in the internal ESD clamp circuits connected to the $V_{C C}$ pin. Depending on the supply inductance, this could result in a supply voltage transient that exceeds the 4.0V maximum rating. A supply voltage ramp time greater than 1 ms is recommended.

## Spurious Output Levels

Mixer spurious output levels versus harmonics of the RF and LO are tabulated in Table 8. The spur levels were measured on a standard evaluation board using the test circuit shown in Figure 1. The spur frequencies can be calculated using the following equation:

$$
f_{S P U R}=\left(M \bullet f_{R F}\right)-\left(N \bullet f_{L O}\right)
$$

Table 8. IF Output Spur Levels (dBm)
( $\mathrm{RF}=1950 \mathrm{MHz}, \mathrm{P}_{\mathrm{RF}}=-2 \mathrm{dBm}, \mathrm{P}_{\mathrm{IF}}=0 \mathrm{dBm}$ at 153 MHz , Low Side $\mathrm{LO}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ )

| N |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|  | 0 |  | -43 | -24 | -47 | -30 | -57 | -46 | -64 | -50 | -81 |
|  | 1 | -30 | 0 | -56 | -57 | -59 | -37 | -69 | -47 | -78 | -58 |
|  | 2 | -60 | -56 | -67 | -68 | -72 | -78 | -78 | -85 | -87 | * |
| M | 3 | * | -81 | -89 | * | * | * | * | * | * | * |
| N | 4 | * | * | -73 | * | * | * | * | * | -90 | * |
|  | 5 | * | * | * | * | * | * | * | * | * | * |
|  | 6 |  | * | * | * | * | * | * | * | * | * |
|  | 7 |  |  |  | * | * |  |  |  | * |  |

## LTC5567

## TYPICAL APPLICATIONS

300MHz RF Application with 70MHz Highpass IF Matching



RF Isolation and LO leakage vs
RF and LO Frequency


RF, LO and IF Port Return Losses


## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UF Package
16-Lead Plastic QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1692 Rev Ø)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGC)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## TYPICAL APPLICATION

## CATV Downconverting Mixer with 1GHz IF Bandwidth



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| Infrastructure |  |  |
| LT®5527 | 400MHz to 3.7GHz, 5V Downconverting Mixer | 2.3dB Gain, 23.5dBm IIP3 and 12.5dB NF at 1900MHz, 5V/78mA Supply |
| LT5557 | 400MHz to 3.8GHz, 3.3V Downconverting Mixer | 2.9dB Gain, 24.7dBm IIP3 and 11.7dB NF at 1950MHz, 3.3V/82mA Supply |
| LTC559x | 600MHz to 4.5GHz Dual Downconverting Mixer Family | 8.5dB Gain, 26.5dBm IIP3, 9.9dB NF, 3.3V/380mA Supply |
| LTC5569 | 300MHz to 4GHz, 3.3V Dual Active Downconverting Mixer | 2dB Gain, 26.8dBm IIP3 and 11.7dB NF, 3.3V/180mA Supply |
| LTC554x | 600MHz to 4GHz, 5V Downconverting Mixer Family | 8dBm Gain, >25dBm IIP3 and 10dB NF, 3.3V/200mA Supply |
| LTC6400-X | 300MHz Low Distortion IF Amp/ADC Driver | Fixed Gain of $8 \mathrm{~dB}, 14 \mathrm{~dB}, 20 \mathrm{~dB}$ and 26dB; >36dBm OIP3 at 300MHz, Differential I/0 |
| $\underline{\text { LTC6416 }}$ | 2GHz 16-Bit ADC Buffer | 40dBm OIP3 to 300MHz, Programmable Fast Recovery Output Clamping |
| LTC6412 | 31dB Linear Analog VGA | 35 dBm OIP3 at 240 MHz , Continuous Gain Range -14 dB to 17dB |
| LT5554 | Ultralow Distort IF Digital VGA | 48dBm OIP3 at 200MHz, 2dB to 18dB Gain Range, 0.125dB Gain Steps |
| LT5578 | 400MHz to 2.7GHz Upconverting Mixer | 27 dBm OIP3 at 900 MHz , 24.2dBm at 1.95 GHz , Integrated RF Transformer |
| LT5579 | 1.5GHz to 3.8GHz Upconverting Mixer | 27.3 dBm OIP3 at 2.14GHz, NF = 9.9dB, 3.3V Supply, Single-Ended L0 and RF Ports |
| LTC5588-1 | 200MHz to 6GHz I/Q Modulator | 31 dBm OIP3 at $2.14 \mathrm{GHz},-160.6 \mathrm{dBm} / \mathrm{Hz}$ Noise Floor |
| LTC5585 | 700MHz to 3GHz Wideband I/Q Demodulator | >530MHz Demodulation Bandwidth, IIP2 Tunable to >80dBm, DC Offset Nulling |
| RF Power Detectors |  |  |
| LT5538 | 40MHz to 3.8GHz Log Detector | $\pm 0.8 \mathrm{~dB}$ Accuracy Over Temperature, -72 dBm Sensitivity, 75dB Dynamic Range |
| LT5581 | 6GHz Low Power RMS Detector | 40dB Dynamic Range, $\pm 1 \mathrm{~dB}$ Accuracy Over Temperature, 1.5 mA Supply Current |
| LTC5582 | 40MHz to 10GHz RMS Detector | $\pm 0.5 \mathrm{~dB}$ Accuracy Over Temperature, $\pm 0.2 \mathrm{~dB}$ Linearity Error, 57 dB Dynamic Range |
| LTC5583 | Dual 6GHz RMS Power Detector | Up to 60dB Dynamic Range, $\pm 0.5 \mathrm{~dB}$ Accuracy Over Temperature, $>50 \mathrm{~dB}$ Isolation |
| ADCs |  |  |
| LTC2208 | 16-Bit, 130Msps ADC | 78 dBFS Noise Floor, >83dB SFDR at 250MHz |
| LTC2153-14 | 14-Bit, 310Msps Low Power ADC | 68.8dBFS SNR, 88dB SFDR, 401mW Power Consumption |

