



OGY Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulators DESCRIPTION

### FEATURES

- Maintains Constant Frequency at Low Output Currents
- Dual N-Channel MOSFET Synchronous Drive
- Programmable Fixed Frequency (PLL Lockable)
- Wide V<sub>IN</sub> Range: 3.5V to 36V Operation
- Ultrahigh Efficiency
- Very Low Dropout Operation: 99% Duty Cycle
- Low Dropout, 0.5A Linear Regulator for VPP Generation or Low Noise Audio Supply
- Built-In Power-On Reset Timer
- Programmable Soft Start
- Low-Battery Detector
- Remote Output Voltage Sense
- Foldback Current Limiting (Optional)
- Pin Selectable Output Voltage
- Logic-Controlled Micropower Shutdown: I<sub>Q</sub> < 30μA</p>
- Output Voltages from 1.19V to 9V
- Available in 28- and 36-Lead SSOP Packages

## **APPLICATIONS**

- Notebook and Palmtop Computers, PDAs
- Portable Instruments
- Battery-Operated Devices
- DC Power Distribution Systems


The LTC<sup>®</sup>1438/LTC1439 are dual, synchronous stepdown switching regulator controllers which drive external N-channel power MOSFETs in a phase-lockable fixed frequency architecture. The Adaptive Power<sup>™</sup> output stage selectively drives two N-channel MOSFETs at frequencies up to 400kHz while reducing switching losses to maintain high efficiencies at low output currents.

An auxiliary 0.5A linear regulator using an external PNP pass device provides a low noise, low dropout voltage source. A secondary winding feedback control pin (SFB1) guarantees regulation regardless of load on the main output by forcing continuous operation.

An additional comparator is available for use as a low battery detector. A power-on reset timer (POR) is included which generates a signal delayed by  $65536/f_{CLK}$  (typ 300ms) after the output is within 5% of the regulated output voltage. Internal resistive dividers provide pin selectable output voltages with remote sense capability on one of the two outputs.

The operating current levels are user-programmable via external current sense resistors. Wide input supply range allows operation from 3.5V to 30V (36V maximum).

∠7, LTC and LT are registered trademarks of Linear Technology Corporation. Adaptive Power is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 6304066, 5929620, 6580258, 5705919, 5731731.






## ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Supply Voltage ( $V_{IN}$ )
Switch Voltage (SW1, 2) $\dots$ V <sub>IN</sub> + 5V to -5V
EXTV <sub>CC</sub> Voltage 10V to -0.3V
POR2, LBO Voltages 12V to -0.3V
AUXFB Voltage
AUXDR Voltage 28V to -0.3V
SENSE <sup>+</sup> 1, SENSE <sup>+</sup> 2, SENSE <sup>-</sup> 1, SENSE <sup>-</sup> 2,
V <sub>OSENSE2</sub> Voltages INTV <sub>CC</sub> + 0.3V to -0.3V
V <sub>PROG1</sub> , V <sub>PROG2</sub> Voltages INTV <sub>CC</sub> to -0.3V
PLL LPF, I <sub>TH1</sub> , I <sub>TH2</sub> Voltages 2.7V to –0.3V

AUXON, PLLIN, SFB1,
RUN/SS1, RUN/SS2, LBI Voltages 10V to -0.3V
Peak Output Current < 10µs (TGL1, 2, BG1, 2) 2A
Peak Output Current < 10µs (TGS1, 2) 250mA
INTV <sub>CC</sub> Output Current 50mA
Operating Ambient Temperature Range
Commercial 0°C to 70°C
Extended (Note 7) –40°C to 85°C
Industrial –40°C to 85°C
Junction Temperature (Note 2) 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec)

### PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range. T<sub>A</sub> = 25°C, V<sub>IN</sub> = 15V, V<sub>RUN/SS1,2</sub> = 5V unless otherwise noted.

$\begin{tabular}{ c c c c c c c } \hline Reg \\ 1 \\ 3 \\ 5 \\ \hline V_{UNEREG1,2} & Refe \\ \hline V_{LOADREG1,2} & Outp \\ \hline V_{SFB1} & Secu \\ \hline V_{SFB1} & Secu \\ \hline V_{SFB1} & Secu \\ \hline V_{OVL} & Outp \\ \hline I_{PROG1,2} & V_{PR} \\ \hline I_{Q} & Inpu \\ \hline I_{Q} & Inpu \\ \hline I_{Q} & S \\ \hline V_{RUN/SS1,2} & Run \\ \hline I_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE}(MAX) & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ R \\ \hline TGS1, 2 t_r, t_f & TGS \\ R \\ \hline R \\ From the security of the securety of the sec$	s edback Current gulated Output Voltage 1.19V (Adjustable) Selected 3.3V Selected 5V Selected ference Voltage Line Regulation tput Voltage Load Regulation condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout a0G1,2 Input Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold L1, TGL2 Transition Time	$\label{eq:spectral_states} \begin{array}{ c c c c c } \hline V_{PROG1}, V_{PROG2} \mbox{Pins Open (Note 3)} \\ \hline (Note 3) \\ \hline V_{PROG1}, V_{PROG2} \mbox{Pins Open } \\ \hline V_{PROG1}, V_{PROG2} = 0V \\ \hline V_{PROG1}, V_{PROG2} = INT \ V_{CC} \\ \hline V_{IN} = 3.6V \ to \ 20V \ (Note 3), \ V_{PROG1,2} \ Pins \ Open \\ \hline I_{TH1,2} \ Sinking \ 5\muA \ (Note 3) \\ \hline I_{TH1,2} \ Sourcing \ 5\muA \\ \hline V_{SFB1} \ Ramping \ Negative \\ \hline V_{SFB1} \ Ramping \ Negative \\ \hline V_{SFB1} = 1.5V \\ \hline V_{PROG1,2} \ SENSE^{-1} \ and \ V_{OSENSE1,2} \ Pins \ Open \\ \hline 0.5V > V_{PROG1,2} \\ \hline INTV_{CC} \ - \ 0.5V \ < V_{PROG1,2} \ INTV_{CC} \\ \hline EXTV_{CC} \ = 5V \ (Note \ 4) \\ \hline 3.6V \ < V_{IN} \ < \ 30V, \ V_{AUXON} \ = 0V \\ \hline V_{RUN/SS1,2} \ = \ 0V \\ \hline \end{array}$		1.178 3.220 4.900 1.16 1.24	10 1.19 3.30 5.00 0.002 0.5 -0.5 1.19 -1 1.28 -3 3 320	50 1.202 3.380 5.100 0.01 0.8 -0.8 1.22 -2 1.32 -6 6	Ал V V V V V V/% % % V V V V V V Aц
$\begin{tabular}{ c c c c c c } \hline Reg \\ V_{OUT1,2} & Reg \\ 1 \\ 3 \\ 5 \\ \hline V_{LINEREG1,2} & Refe \\ \hline V_{LOADREG1,2} & Outp \\ \hline V_{SFB1} & Secu \\ \hline $	gulated Output Voltage 1.19V (Adjustable) Selected 3.3V Selected 5V Selected ference Voltage Line Regulation tput Voltage Load Regulation condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout aog1,2 Input Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$ \begin{array}{l} (\text{Note 3}) \\ \text{V}_{\text{PROG1}}, \text{V}_{\text{PROG2}} \text{ Pins Open} \\ \text{V}_{\text{PROG1}}, \text{V}_{\text{PROG2}} = \text{OV} \\ \text{V}_{\text{PROG1}}, \text{V}_{\text{PROG2}} = \text{INT V}_{\text{CC}} \\ \hline \text{V}_{\text{IN}} = 3.6 \text{V to 20V (Note 3)}, \text{V}_{\text{PROG1,2}} \text{ Pins Open} \\ \text{I}_{\text{TH1,2}} \text{ Sinking 5} \mu \text{A (Note 3)} \\ \text{I}_{\text{TH1,2}} \text{ Sourcing 5} \mu \text{A} \\ \hline \text{V}_{\text{SFB1}} \text{ Ramping Negative} \\ \hline \text{V}_{\text{SFB1}} \text{ Ramping Negative} \\ \hline \text{V}_{\text{SFB1}} = 1.5 \text{V} \\ \hline \text{V}_{\text{PROG1,2}}, \text{ SENSE^- 1 and V}_{\text{OSENSE1,2}} \text{ Pins Open} \\ \hline 0.5 \text{V} > \text{V}_{\text{PROG1,2}} \\ \text{INTV}_{\text{CC}} - 0.5 \text{V} < \text{V}_{\text{PROG1,2}} < \text{INTV}_{\text{CC}} \\ \hline \text{EXTV}_{\text{CC}} = 5 \text{V (Note 4)} \\ 3.6 \text{V} < \text{V}_{\text{IN}} < 30 \text{V}, \text{V}_{\text{AUXON}} = 0 \text{V} \\ \hline \text{V}_{\text{RUN/SS1,2}} = 0 \text{V}, 3.6 \text{V} < \text{V}_{\text{IN}} < 15 \text{V} \\ \hline \end{array} $		3.220 4.900 1.16	$ \begin{array}{r} 1.19\\3.30\\5.00\\0.002\\0.5\\-0.5\\1.19\\-1\\1.28\\-3\\3\end{array} $	$ \begin{array}{r} 1.202\\ 3.380\\ 5.100\\ 0.01\\ 0.8\\ -0.8\\ 1.22\\ -2\\ 1.32\\ -6\end{array} $	۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲
VOUT1,2         Reg 1           VLINEREG1,2         Refe           VLINEREG1,2         Outp           VSFB1         Secc           VSFB1         Secc           VOVL         Outp           IPROG1,2         VPR           IQ         Inpu           VRUN/SS1,2         Run           IQUN/SS1,2         Soft           AVSENSE(MAX)         Max           TGL1, 2 tr, tf         TGL           TGS1, 2 tr, tf         TGS	1.19V (Adjustable) Selected         3.3V Selected         5V Selected         ference Voltage Line Regulation         tput Voltage Load Regulation         condary Feedback Threshold         condary Feedback Current         tput Overvoltage Lockout         R0G1,2 Input Current         Normal Mode         Shutdown         n Pin Threshold         ft Start Current Source         ximum Current Sense Threshold	$ \begin{array}{l} (\text{Note 3}) \\ \text{V}_{\text{PROG1}}, \text{V}_{\text{PROG2}} \text{ Pins Open} \\ \text{V}_{\text{PROG1}}, \text{V}_{\text{PROG2}} = \text{OV} \\ \text{V}_{\text{PROG1}}, \text{V}_{\text{PROG2}} = \text{INT V}_{\text{CC}} \\ \hline \text{V}_{\text{IN}} = 3.6 \text{V to 20V (Note 3)}, \text{V}_{\text{PROG1,2}} \text{ Pins Open} \\ \text{I}_{\text{TH1,2}} \text{ Sinking 5} \mu \text{A (Note 3)} \\ \text{I}_{\text{TH1,2}} \text{ Sourcing 5} \mu \text{A} \\ \hline \text{V}_{\text{SFB1}} \text{ Ramping Negative} \\ \hline \text{V}_{\text{SFB1}} \text{ Ramping Negative} \\ \hline \text{V}_{\text{SFB1}} = 1.5 \text{V} \\ \hline \text{V}_{\text{PROG1,2}}, \text{ SENSE^- 1 and V}_{\text{OSENSE1,2}} \text{ Pins Open} \\ \hline 0.5 \text{V} > \text{V}_{\text{PROG1,2}} \\ \text{INTV}_{\text{CC}} - 0.5 \text{V} < \text{V}_{\text{PROG1,2}} < \text{INTV}_{\text{CC}} \\ \hline \text{EXTV}_{\text{CC}} = 5 \text{V (Note 4)} \\ 3.6 \text{V} < \text{V}_{\text{IN}} < 30 \text{V}, \text{V}_{\text{AUXON}} = 0 \text{V} \\ \hline \text{V}_{\text{RUN/SS1,2}} = 0 \text{V}, 3.6 \text{V} < \text{V}_{\text{IN}} < 15 \text{V} \\ \hline \end{array} $		3.220 4.900 1.16	$\begin{array}{r} 3.30 \\ 5.00 \\ \hline 0.002 \\ 0.5 \\ -0.5 \\ \hline 1.19 \\ -1 \\ 1.28 \\ -3 \\ 3 \end{array}$	3.380 5.100 0.01 0.8 -0.8 1.22 -2 1.32 -6	//////////////////////////////////////
3           5           VLINEREG1,2         Refe           VLOADREG1,2         Outp           VSFB1         Second           VSFB1         Second           VOVL         Outp           VPR051,2         VPR0           IQ         Inpu           VRUN/SS1,2         Runn           VSENSE(MAX)         Max           TGL1, 2 tr, tr         TGS           TGS1, 2 tr, tr         TGS	3.3V Selected 5V Selected ference Voltage Line Regulation tput Voltage Load Regulation condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout and 1,2 Input Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$\label{eq:spectral_states} \begin{array}{l} V_{PROG1}, V_{PROG2} = 0V \\ V_{PROG1}, V_{PROG2} = INT V_{CC} \\ \hline V_{IN} = 3.6V \ to \ 20V \ (Note \ 3), \ V_{PROG1,2} \ Pins \ Open \\ \hline I_{TH1,2} \ Sinking \ 5\mu A \ (Note \ 3) \\ I_{TH1,2} \ Sourcing \ 5\mu A \\ \hline V_{SFB1} \ Ramping \ Negative \\ \hline V_{SFB1} \ Ramping \ Negative \\ \hline V_{SFB1} \ 1.5V \\ \hline V_{PROG1,2}, \ SENSE^{-1} \ and \ V_{OSENSE1,2} \ Pins \ Open \\ \hline 0.5V > V_{PROG1,2} \\ INTV_{CC} \ - \ 0.5V \ < V_{PROG1,2} \ INTV_{CC} \\ \hline EXTV_{CC} \ = 5V \ (Note \ 4) \\ \hline 3.6V \ < V_{IN} \ < \ 30V, \ V_{AUXON} \ = 0V \\ \hline V_{RUN/SS1,2} \ = \ 0V \\ \hline \end{array}$		3.220 4.900 1.16	$\begin{array}{r} 3.30 \\ 5.00 \\ \hline 0.002 \\ 0.5 \\ -0.5 \\ \hline 1.19 \\ -1 \\ 1.28 \\ -3 \\ 3 \end{array}$	3.380 5.100 0.01 0.8 -0.8 1.22 -2 1.32 -6	۲ ۸ / ۸ / ۸ / ۸ / ۸ / ۸ / ۸ / ۸ / ۸ / ۲ / ۲
$\begin{tabular}{ c c c c c } \hline 5 \\ \hline V_{LINEREG1,2} & Refe \\ \hline V_{LOADREG1,2} & Outp \\ \hline V_{SFB1} & Seco \\ \hline V_{OVL} & Outp \\ \hline I_{SFB1} & Seco \\ \hline V_{OVL} & Outp \\ \hline I_{PROG1,2} & V_{PR} \\ \hline I_{Q} & Inpu \\ \hline I_{Q} & Inpu \\ \hline I_{Q} & S \\ \hline V_{RUN/SS1,2} & Run \\ \hline I_{Q} & S \\ \hline V_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE(MAX)} & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ R \\ Fi \\ \hline TGS1, 2 t_r, t_f & TGS \\ R \\ Fi \\ \hline \end{tabular}$	5V Selected ference Voltage Line Regulation tput Voltage Load Regulation condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout aoG1,2 Input Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$\label{eq:VPROG1, VPROG2 = INT V_{CC}} \\ V_{IN} = 3.6V to 20V (Note 3), V_{PROG1,2} Pins Open \\ I_{TH1,2} Sinking 5\muA (Note 3) \\ I_{TH1,2} Sourcing 5\muA \\ V_{SFB1} Ramping Negative \\ V_{SFB1} = 1.5V \\ V_{PROG1,2}, SENSE^{-1} and V_{OSENSE1,2} Pins Open \\ 0.5V > V_{PROG1,2} \\ INTV_{CC} - 0.5V < V_{PROG1,2} < INTV_{CC} \\ EXTV_{CC} = 5V (Note 4) \\ 3.6V < V_{IN} < 30V, V_{AUXON} = 0V \\ V_{RUN/SS1,2} = 0V, 3.6V < V_{IN} < 15V \\ \hline \\ V_{RUN/SS1,2} = 0V \\ \end{array}$		4.900	$     5.00 \\     0.002 \\     0.5 \\     -0.5 \\     1.19 \\     -1 \\     1.28 \\     -3 \\     3     3   $	5.100 0.01 0.8 -0.8 1.22 -2 1.32 -6	/ //% //% // // // // // //
$\begin{tabular}{ c c c c c } \hline V_{LINEREG1,2} & Refe \\ \hline V_{LOADREG1,2} & Outp \\ \hline V_{SFB1} & Seco \\ \hline V_{OVL} & Outp \\ \hline I_{SFB1} & Seco \\ \hline V_{OVL} & Outp \\ \hline I_{PROG1,2} & V_{PRO} \\ \hline I_{Q} & InpL \\ \hline I_{Q} & InpL \\ \hline I_{Q} & InpL \\ \hline V_{RUN/SS1,2} & Run \\ \hline I_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE}(MAX) & Max \\ \hline AUSENSE(MAX) & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ \hline R \\ Fi \\ \hline TGS1, 2 t_r, t_f & TGS \\ \hline R \\ Fi \\ $	ference Voltage Line Regulation tput Voltage Load Regulation condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout ROG1,2 Input Current ut DC Supply Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$\label{eq:VIN} \begin{array}{l} V_{IN} = 3.6V \ to \ 20V \ (Note \ 3), \ V_{PROG1,2} \ Pins \ Open \\ I_{TH1,2} \ Sinking \ 5\mu A \ (Note \ 3) \\ I_{TH1,2} \ Sourcing \ 5\mu A \\ \hline V_{SFB1} \ Ramping \ Negative \\ \hline V_{SFB1} = 1.5V \\ \hline V_{PROG1,2}, \ SENSE^{-1} \ and \ V_{OSENSE1,2} \ Pins \ Open \\ 0.5V > V_{PROG1,2} \\ INTV_{CC} - 0.5V < V_{PROG1,2} \\ INTV_{CC} = 0.5V < V_{PROG1,2} < INTV_{CC} \\ \hline EXTV_{CC} = 5V \ (Note \ 4) \\ 3.6V < V_{IN} < 30V, \ V_{AUXON} = 0V \\ \hline V_{RUN/SS1,2} = 0V, \ 3.6V < V_{IN} < 15V \\ \hline \end{array}$	•	1.16	0.002 0.5 -0.5 1.19 -1 1.28 -3 3	0.01 0.8 -0.8 1.22 -2 1.32 -6	/\% % % Ци Ци Ци
$\begin{tabular}{ c c c c c } \hline V_{LOADREG1,2} & Outplus \\ \hline V_{SFB1} & Sect \\ \hline I_{SFB1} & Sect \\ \hline V_{OVL} & Outplus \\ \hline PROG1,2 & VPRI \\ \hline I_{ROG1,2} & VPRI \\ \hline I_{Q} & InpL \\ \hline I_{Q} & InpL \\ \hline V_{RUN/SS1,2} & Run \\ \hline I_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE(MAX)} & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ \hline TGS1, 2 t_r, t_f & TGS \\ \hline R & Fi \\ \hline Fi \\ \hline Fi \\ Fi \\ \hline Fi \\ Fi \\ \hline Fi \\ Fi \\$	tput Voltage Load Regulation condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout ago1,2 Input Current ut DC Supply Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$I_{TH1,2} Sinking 5\mu A (Note 3)$ $I_{TH1,2} Sourcing 5\mu A$ $V_{SFB1} Ramping Negative$ $V_{SFB1} = 1.5V$ $V_{PROG1,2}, SENSE^{-1} and V_{OSENSE1,2} Pins Open$ $0.5V > V_{PROG1,2}$ $INTV_{CC} - 0.5V < V_{PROG1,2} < INTV_{CC}$ $EXTV_{CC} = 5V (Note 4)$ $3.6V < V_{IN} < 30V, V_{AUXON} = 0V$ $V_{RUN/SS1,2} = 0V, 3.6V < V_{IN} < 15V$	•		0.5 -0.5 1.19 -1 1.28 -3 3	0.8 -0.8 1.22 -2 1.32 -6	% % // // // // //
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	condary Feedback Threshold condary Feedback Current tput Overvoltage Lockout aoG1,2 Input Current ut DC Supply Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$I_{TH1,2} Sourcing 5\mu A$ $V_{SFB1} Ramping Negative$ $V_{SFB1} = 1.5V$ $V_{PROG1,2}, SENSE^{-1} and V_{OSENSE1,2} Pins Open$ $0.5V > V_{PROG1,2}$ $INTV_{CC} - 0.5V < V_{PROG1,2} < INTV_{CC}$ $EXTV_{CC} = 5V (Note 4)$ $3.6V < V_{IN} < 30V, V_{AUXON} = 0V$ $V_{RUN/SS1,2} = 0V, 3.6V < V_{IN} < 15V$	•		-0.5 1.19 -1 1.28 -3 3	-0.8 1.22 -2 1.32 -6	% \\ مبر مبر مبر
$\begin{tabular}{ c c c c c c c } \hline Secution & Secutio$	condary Feedback Current tput Overvoltage Lockout ROG1,2 Input Current ut DC Supply Current Normal Mode Shutdown n Pin Threshold It Start Current Source ximum Current Sense Threshold	$\label{eq:VSFB1} \begin{split} & V_{SFB1} = 1.5V \\ & V_{PR0G1,2},  SENSE^{-}1 and  V_{OSENSE1,2}  Pins  Open \\ & 0.5V > V_{PR0G1,2} \\ & INTV_{CC} - 0.5V < V_{PR0G1,2} < INTV_{CC} \\ & EXTV_{CC} = 5V  (Note  4) \\ & 3.6V < V_{IN} < 30V,  V_{AUXON} = 0V \\ & V_{RUN/SS1,2} = 0V,  3.6V < V_{IN} < 15V \\ & V_{RUN/SS1,2} = 0V \end{split}$			-1 1.28 -3 3	-2 1.32 -6	Ац // Ац Ац
$\begin{tabular}{ c c c c c c c } \hline U_{OVL} & Out f \\ \hline V_{OVL} & Out f \\ \hline PROG1,2 & V_{PRI} \\ \hline I_Q & InpL \\ \hline I_Q & InpL \\ \hline N \\ S \\ \hline V_{RUN/SS1,2} & Run \\ \hline R \\ \hline V_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE(MAX)} & Max \\ \hline \Delta V_{SENSE(MAX)} & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ \hline R \\ \hline TGS1, 2 t_r, t_f & TGS \\ \hline R \\ \hline F \\ F \\$	tput Overvoltage Lockout ROG1,2 Input Current ut DC Supply Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$\label{eq:VPROG1,2} \begin{array}{l} V_{PROG1,2}, SENSE^{-} 1 \mbox{ and } V_{OSENSE1,2} \mbox{ Pins Open} \\ 0.5V > V_{PROG1,2} \\ INTV_{CC} - 0.5V < V_{PROG1,2} < INTV_{CC} \\ EXTV_{CC} = 5V \ (Note \ 4) \\ 3.6V < V_{IN} < 30V, \ V_{AUXON} = 0V \\ V_{RUN/SS1,2} = 0V, \ 3.6V < V_{IN} < 15V \\ \end{array}$		1.24	1.28 -3 3	1.32 -6	۷ مبر مبر
$\begin{tabular}{ c c c c c c c } \hline $V_{PROG1,2} & $V_{PR}$ \\ \hline $I_Q$ & $Inpt$ \\ \hline $I_Q$ & $Inpt$ \\ \hline $N$ \\ \hline $S$ \\ \hline $V_{RUN/SS1,2}$ & $Run$ \\ \hline $I_{RUN/SS1,2}$ & $Run$ \\ \hline $I_{RUN/SS1,2}$ & $Soft$ \\ \hline $\Delta V_{SENSE}(MAX)$ & $Max$ \\ \hline $\Delta V_{SENSE}(MAX)$ & $Max$ \\ \hline $\Delta V_{SENSE}(MAX)$ & $Max$ \\ \hline $TGL1, 2 t_r, t_f$ & $TGL$ \\ \hline $R$ \\ \hline $F_1$ \\ \hline $TGS1, 2 t_r, t_f$ & $TGS$ \\ \hline $R$ \\ \hline $F_1$ \\ \hline $F_2$ \\ \hline $F_1$ \\ \hline $F_1$ \\ \hline $F_2$ \\ \hline $F_1$ \\ \hline $F_1$ \\ \hline $F_2$ \\ \hline $F_2$ \\ \hline $F_1$ \\ \hline $F_2$ \\ \hline $F_1$ \\ \hline $F_2$ \\ \hline $F_2$ \\ \hline $F_1$ \\ \hline $F_2$ \\ \hline $F_2$ \\ \hline $F_2$ \\ \hline $F_1$ \\ \hline $F_2$ \hline \hline $F_2$ \\ \hline $F_2$ \hline \hline $F_2$ \\ \hline $F_2$ \\ \hline $F_2$ \hline \hline $F_2$ \hline \hline $F_2$ \\ \hline $F_2$ \hline \hline $F_2$ \hline \hline $F_2$ \hline \hline $F_2$ \\ \hline \hline $F_2$ \hline \hline$	aoG1,2 Input Current ut DC Supply Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$\begin{array}{c} 0.5V > V_{PROG1,2} \\ INTV_{CC} - 0.5V < V_{PROG1,2} < INTV_{CC} \\ EXTV_{CC} = 5V \ (Note \ 4) \\ 3.6V < V_{IN} < 30V, \ V_{AUXON} = 0V \\ V_{RUN/SS1,2} = 0V, \ 3.6V < V_{IN} < 15V \\ \end{array}$		1.24	-3 3	-6	Αμ Αμ
$\begin{array}{c c} I_{Q} & Inpl \\ N \\ S \\ \hline V_{RUN/SS1,2} & Run \\ \hline I_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE}(MAX) & Max \\ \hline TGL1, 2 t_{r}, t_{f} & TGL \\ R \\ \hline TGS1, 2 t_{r}, t_{f} & TGS \\ R \\ \hline Fractional State of the second state of the se$	ut DC Supply Current Normal Mode Shutdown n Pin Threshold ft Start Current Source ximum Current Sense Threshold	$\label{eq:VPROG1,2} \begin{split} & \text{INTV}_{\text{CC}} - 0.5\text{V} < \text{V}_{\text{PROG1,2}} < \text{INTV}_{\text{CC}} \\ & \text{EXTV}_{\text{CC}} = 5\text{V} \mbox{ (Note 4)} \\ & 3.6\text{V} < \text{V}_{\text{IN}} < 30\text{V}, \mbox{ V}_{\text{AUXON}} = 0\text{V} \\ & \text{V}_{\text{RUN/SS1,2}} = 0\text{V}, \mbox{ 3.6V} < \text{V}_{\text{IN}} < 15\text{V} \\ & &$			3		μΔ
$\begin{tabular}{ c c c c c c c } \hline N & S \\ \hline V_{RUN/SS1,2} & Run \\ \hline I_{RUN/SS1,2} & Soft \\ \hline \Delta V_{SENSE}(MAX) & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ R & Fr \\ \hline TGS1, 2 t_r, t_f & TGS \\ R & Fr \\ \hline R &$	Normal Mode Shutdown n Pin Threshold it Start Current Source ximum Current Sense Threshold	$EXTV_{CC} = 5V \text{ (Note 4)}$ 3.6V < V <sub>IN</sub> < 30V, V <sub>AUXON</sub> = 0V V <sub>RUN/SS1,2</sub> = 0V, 3.6V < V <sub>IN</sub> < 15V V <sub>RUN/SS1,2</sub> = 0V			200		
$\begin{tabular}{ c c c c c c c } \hline N & S & S \\ \hline V_{RUN/SS1,2} & Run & \\ \hline I_{RUN/SS1,2} & Soft & \\ \hline \Delta V_{SENSE}(MAX) & Max & \\ \hline \Delta V_{SENSE}(MAX) & Max & \\ \hline TGL1, 2 t_r, t_f & TGL & \\ \hline R & & Fr & \\ \hline TGS1, 2 t_r, t_f & TGS & \\ \hline R & & & Fr & \\ \hline R & & & & & & \\ R & & & \\ \hline R & & & \\ \hline R & & & \\ \hline R & & & \\ R & & & \\ \hline R & & & \\ R & & & \\ \hline R & & & \\ R & & \\ R & & \\ R & & \\ R & & & \\ R $	Normal Mode Shutdown n Pin Threshold it Start Current Source ximum Current Sense Threshold	$\begin{array}{l} 3.6V < V_{IN} < 30V, \ V_{AUXON} = 0V \\ V_{RUN/SS1,2} = 0V, \ 3.6V < V_{IN} < 15V \\ \end{array}$			200		
$\begin{array}{c c} V_{RUN/SS1,2} & Run \\ \hline I_{RUN/SS1,2} & Soft \\ \Delta V_{SENSE(MAX)} & Max \\ TGL1, 2 t_r, t_f & TGL \\ R \\ \hline TGS1, 2 t_r, t_f & TGS \\ R \\ \hline F_r \\ \hline F_r \\ F_r \\ \hline F_r \hline F_r \\ \hline F_r \\ \hline F_r \\ \hline F_r \hline F_r \\ \hline F_r \\ \hline F_r \\ \hline F_r \\ \hline F_r \hline F_r \\ \hline F_r \\ \hline F_r \\ \hline F_r \\ \hline$	n Pin Threshold ft Start Current Source ximum Current Sense Threshold	V <sub>RUN/SS1,2</sub> = 0V			320		μA
$\begin{array}{c c} \hline RUN/SG1,2 & Soft \\ \hline RUN/SS1,2 & Soft \\ \hline \Delta V_{SENSE(MAX)} & Max \\ \hline TGL1, 2 t_r, t_f & TGL \\ \hline R & R \\ \hline TGS1, 2 t_r, t_f & TGS \\ \hline R & R \\ \hline R & R \\ \hline F \\ $	ft Start Current Source ximum Current Sense Threshold				16	30	μA
$\begin{array}{c c} \overline{\Delta V_{SENSE(MAX)}} & Max \\ \hline \Delta U_{SENSE(MAX)} & TGL1, 2 t_r, t_f & TGL \\ & & & F_{t} \\ \hline TGS1, 2 t_r, t_f & TGS \\ & & & F_{t} \\ \hline \end{array}$	ximum Current Sense Threshold			0.8	1.3	2	V
TGL1, 2 t <sub>r</sub> , t <sub>f</sub> TGL R Fr TGS1, 2 t <sub>r</sub> , t <sub>f</sub> TGS R				1.5	3	4.5	μA
TGS1, 2 t <sub>r</sub> , t <sub>f</sub> TGS R Fi	1 TGL2 Transition Time	V <sub>OSENSE1,2</sub> = 0V, 5V V <sub>PROG1,2</sub> = Pins Open		130	150	180	m۱
TGS1, 2 t <sub>r</sub> , t <sub>f</sub> TGS R Fr							
TGS1, 2 t <sub>r</sub> , t <sub>f</sub> TGS R Fi	Rise Time	$C_{LOAD} = 3000 pF$			50	150	ns
R	Fall Time	C <sub>LOAD</sub> = 3000pF			50	150	ns
Fa	S1, TGS2 Transition Time						
	Rise Time	$C_{LOAD} = 500 pF$			100	200	ns
	Fall Time	$C_{LOAD} = 500 pF$			50	150	ns
	1, BG2 Transition Time	0 0000-5			50	150	
	Rise Time Fall Time	$C_{LOAD} = 3000 pF$ $C_{LOAD} = 3000 pF$			50 50	150 150	ns
Internal V <sub>CC</sub> Regula		0LUAD - 300001			50	150	110
	ernal V <sub>CC</sub> Voltage	6V < V <sub>IN</sub> < 30V, V <sub>EXTVCC</sub> = 4V		4.8	5.0	5.2	V
	V <sub>CC</sub> Load Regulation		-	4.0	-0.2	-1	v %
	TV <sub>CC</sub> Voltage Drop	$I_{INTVCC} = 20$ mA, $V_{EXTVCC} = 4V$ $I_{INTVCC} = 20$ mA, $V_{EXTVCC} = 5V$			170	300	mV
				4 5		300	V
	TV <sub>CC</sub> Switchover Voltage	I <sub>INTVCC</sub> = 20mA, EXTV <sub>CC</sub> Ramping Positive		4.5	4.7		V
Oscillator and Phas	-		1	110	105	100	
	cillator Frequency VCO High	C <sub>OSC</sub> = 100pF, LTC1439: PLL LPF = 0V (Note 5) LTC1439, V <sub>PLLLPF</sub> = 2.4V		112 200	125 240	138	kHz kHz
	LIN Input Resistance	101439, VPLLPP = 2.4V		200	50		kΩ
	•				50		KSZ
	ase Detector Output Current Sinking Capability	LTC1439 f <sub>PLLIN</sub> < f <sub>OSC</sub>		10	15	20	μA
	Sourcing Capability	fpllin > fosc		10	15	20	μΑ
Power-On Reset							µ
	R2 Saturation Voltage	I <sub>POR2</sub> = 1.6mA, V <sub>OSENSE2</sub> = 1V, V <sub>PROG2</sub> Pin Open			0.6	1	V
I <sub>LPOR2</sub> POF	R2 Leakage	$V_{POR2} = 12V, V_{OSENSE2} = 1.2V, V_{PROG2}$ Pin Open			0.2	1	μÆ
	R2 Trip Voltage	V <sub>PR0G2</sub> Pin Open % of V <sub>REF</sub> V <sub>OSENSE2</sub> Ramping Negative		-11	-7.5	-4	μ %
t <sub>DPOR2</sub> POF	R2 Delay	V <sub>PROG2</sub> Pin Open		11	65536	т	Cycles

#### **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the spectremperature range. T<sub>A</sub> = 25°C, V<sub>IN</sub> = 15V, V<sub>RUN/SS1,2</sub> = 5V unless otherwise noted. The • denotes the specifications which apply over the full operating

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Low-Battery Comparator							
V <sub>SATLBO</sub>	LBO Saturation Voltage	I <sub>LBO</sub> = 1.6mA, V <sub>LBI</sub> = 1.1V			0.6	1	V
I <sub>LLBO</sub>	LBO Leakage	V <sub>LB0</sub> = 12V, V <sub>LBI</sub> = 1.4V			0.01	1	μA
V <sub>THLB1</sub>	LBI Trip Voltage	High to Low Transition on LBO		1.16	1.19	1.22	V
I <sub>INLB1</sub>	LBI Input Current	V <sub>LBI</sub> = 1.19V			1	50	nA
V <sub>HYSLBO</sub>	LBO Hysteresis				20		mV
Auxiliary Reg	gulator/Comparator						
I <sub>AUXDR</sub>	AUXDR Current	V <sub>EXTVCC</sub> = 0V					
	Max Current Sinking Capability	$V_{AUXDR} = 4V, V_{AUXFB} = 1.0V, V_{AUXON} = 5V$		10	15		mA
	Control Current	$V_{AUXDR} = 5V, V_{AUXFB} = 1.5V, V_{AUXON} = 5V$			1	5	μA
	Leakage when OFF	$V_{AUXDR} = 24V, V_{AUXFB} = 1.5V, V_{AUXON} = 0V$			0.01	1	μA
IINAUXFB	AUXFB Input Current	$V_{AUXFB} = 1.19V, V_{AUXON} = 5V$			0.01	1	μA
IINAUXON	AUXON Input Current	V <sub>AUXON</sub> = 5V			0.01	1	μA
V <sub>THAUXON</sub>	AUXON Trip Voltage	$V_{AUXDR} = 4V, V_{AUXFB} = 1V$		1.0	1.19	1.4	V
V <sub>SATAUXDR</sub>	AUXDR Saturation Voltage	I <sub>AUXDR</sub> = 1.6mA, V <sub>AUXFB</sub> = 1V, V <sub>AUXON</sub> = 5V			0.4	0.8	V
V <sub>AUXFB</sub>	AUXFB Voltage	V <sub>AUXON</sub> = 5V, 11V < V <sub>AUXDB</sub> < 24V (Note 6)		11.5	12.0	12.5	V
		$V_{AUXON} = 5V, 3V < V_{AUXDR} < 7V$		1.14	1.19	1.24	V
V <sub>THAUXDR</sub>	AUXFB Divider Disconnect Voltage	V <sub>AUXON</sub> = 5V (Note 6); Ramping Negative		7.5	8.5	9.5	V

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2:  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation P<sub>D</sub> according to the following formulas:

LTC1438CG, LTC1439CG: T<sub>J</sub> = T<sub>A</sub> + (P<sub>D</sub>)(95°C/W) LTC1439CGW:  $T_J = T_A + (P_D)(85^{\circ}C/W)$ 

Note 3: The LTC1438 and LTC1439 are tested in a feedback loop which servos V<sub>OSENSE1.2</sub> to the balance point for the error amplifier  $(V_{ITH1.2} = 1.19V).$ 

Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

Note 5: Oscillator frequency is tested by measuring the  $C_{OSC}$  charge and discharge current (I<sub>OSC</sub>) and applying the formula:


 $f_{OSC}$  (kHz) = 8.4(10<sup>8</sup>)[C<sub>OSC</sub> (pF) + 11]<sup>-1</sup> (1/I<sub>CHG</sub> + 1/I<sub>DISC</sub>)<sup>-1</sup>

Note 6: The auxiliary regulator is tested in a feedback loop which servos V<sub>AUXFB</sub> to the balance point for the error amplifier. For applications with V<sub>AUXDR</sub> > 9.5V, V<sub>AUXFB</sub> uses an internal resistive divider. See Applications Information section.

Note 7: The LTC1439EG is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.




### **TYPICAL PERFORMANCE CHARACTERISTICS**





Burst Mode is a registered trademark of Linear Technology Corporation.




# TYPICAL PERFORMANCE CHARACTERISTICS










14389fb



V<sub>ITH</sub> 200mV/DIV

### TYPICAL PERFORMANCE CHARACTERISTICS



### PIN FUNCTIONS

 $V_{IN}$ : Main Supply Pin. Must be closely decoupled to the IC's signal ground pin.

**INTV<sub>CC</sub>:** Output of the Internal 5V Regulator and the EXTV<sub>CC</sub> Switch. The driver and control circuits are powered from this voltage. Must be closely decoupled to power ground with a minimum of  $2.2\mu$ F tantalum or electrolytic capacitor. The INTV<sub>CC</sub> regulator turns off when both RUN/SS1 and RUN/SS2 are low. Refer to the LTC1538/LTC1539 for 5V keep-alive applications.

**EXTV<sub>CC</sub>:** External Power Input to an Internal Switch. This switch closes and supplies  $INTV_{CC}$ , bypassing the internal low dropout regulator whenever  $EXTV_{CC}$  is higher than 4.7V. Connect this pin to  $V_{OUT}$  of the controller with the higher output voltage. Do not exceed 10V on this pin. See  $EXTV_{CC}$  connection in Applications Information section.

**BOOST 1, BOOST 2:** Supplies to the Topside Floating Drivers. The bootstrap capacitors are returned to these pins. Voltage swing at these pins is from  $INTV_{CC}$  to  $V_{IN} + INTV_{CC}$ .

**SGND:** Small-Signal Ground. Common to both controllers, must be routed separately from high current grounds to the (-) terminals of the C<sub>OUT</sub> capacitors.

**PGND:** Driver Power Ground. Connects to sources of bottom N-channel MOSFETs and the (-) terminals of C<sub>IN</sub>.

**SENSE<sup>-</sup> 1, SENSE<sup>-</sup> 2:** Connects to the (–) input for the current comparators. Except for the LTC1438-ADJ, SENSE<sup>-</sup> 1 is internally connected to the first controller's  $V_{OUT}$  sensing point. The first controller can only be used as a 3.3V or 5.0V regulator controlled by the  $V_{PROG1}$  pin with the LTC1438, LTC1438X and LTC1439. The LTC1438-ADJ Controller 1 implements a remote sensing adjustable regulator. The second controller can be set to a 3.3V, 5.0V or an adjustable regulator controlled by the  $V_{PROG2}$  pin (see Table 1).

Table 1. Output Voltage Table

	LTC1438-ADJ	LTC1438/LTC1438X	LTC1439		
Controller 1	Adjustable Only	5V or 3.3V Only			
	Secondary Feedback Loop				
Controller 2	ler 2 Adjustable Only Remote Sensing POR2 Output POR2 Output		5V/3.3V/Adjustable Remote Sensing POR2 Output		



# PIN FUNCTIONS

**SENSE<sup>+</sup> 1**, **SENSE<sup>+</sup> 2**: The (+) Input to Each Current Comparator. Built-in offsets between SENSE<sup>-</sup> 1 and SENSE<sup>+</sup> 1 pins in conjunction with  $R_{SENSE1}$  set the current trip threshold (same for second controller).

 $V_{OSENSE1,2}$ : Receives the remotely sensed feedback voltage either from the output directly or from an external resistive divider across the output. The  $V_{PROG2}$  pin determines which point  $V_{OSENSE2}$  must connect to. The  $V_{OSENSE1}$  pin, only available on the LTC1438-ADJ, requires an external resistive divider to set the output voltage.

**V**<sub>PROG1</sub>, **V**<sub>PROG2</sub>: Programs Internal Voltage Attenuators for Output Voltage Sensing. The voltage sensing for thefirst controller is internally connected to SENSE<sup>-</sup> 1 while the V<sub>OSENSE2</sub> pin allows for remote sensing for the second controller. For V<sub>PROG1</sub>, V<sub>PROG2</sub> < V<sub>INTVCC</sub>/3, the divider is set for an output voltage of 3.3V. With V<sub>PROG1</sub>, V<sub>PROG2</sub> > V<sub>INTVCC</sub>/1.5 the divider is set for an output voltage of 5V. Leaving V<sub>PROG2</sub> open (DC) allows the output voltage of the second controller to be set by an external resistive divider connected to V<sub>OSENSE2</sub>.

 $C_{OSC}$ : External capacitor  $C_{OSC}$  from this pin to ground sets the operating frequency.

**I**<sub>TH1</sub>, **I**<sub>TH2</sub>: Error Amplifier Compensation Point. Each associated current comparator threshold increases with this control voltage.

**RUN/SS1**, **RUN/SS2**: Combination of Soft Start and Run Control Inputs. A capacitor to ground at each of these pins sets the ramp time to full current output. The time is approximately  $0.5s/\mu$ F. Forcing either of these pins below 1.3V causes the IC to shut down the circuitry required for that particular controller. Forcing both of these pins below 1.3V causes the device to shut down completely. For applications which require 5V keep-alive, refer to the LTC1538-AUX/LTC1539.

**TGL1**, **TGL2**: High Current Gate Drives for Main Top N-Channel MOSFET. These are the outputs of floating drivers with a voltage swing equal to  $INTV_{CC}$  superimposed on the switch node voltage SW1 and SW2.

**TGS1**, **TGS2**: Gate Drives for Small Top N-Channel MOSFET. These are the outputs of floating drivers with a voltage swing equal to  $INTV_{CC}$  superimposed on the

switch node voltage SW. Leaving TGS1 or TGS2 open invokes Burst Mode operation for that controller.

**BG1**, **BG2**: High Current Gate Drive Outputs for Bottom N-Channel MOSFETs. Voltage swing at these pins is from ground to INTV<sub>CC</sub>.

**SFB1:** Secondary Winding Feedback Input. This input acts only on the first controller and is normally connected to a feedback resistive divider from the secondary winding. Pulling this pin below 1.19V will force continuous synchronous operation for the first controller. This pin should be tied to: ground to force continuous operation;  $INTV_{CC}$  in applications that don't use a secondary winding; and a resistive divider from the output in applications using a secondary winding.

**POR2:** This output is a drain of an N-channel pull-down. This pin sinks current when the output voltage of the second controller drops 7.5% below its regulated voltage and releases 65536 oscillator cycles after the output voltage of the second controller rises to within -5% value of its regulated value. The POR2 output is asserted when RUN/SS1 and RUN/SS2 are both low, independant of the V<sub>OUT2</sub>. This pin is not functional on the LTC1438X.

**LBO:** This output is a drain of an N-channel pull-down. This pin will sink current when the LBI pin goes below 1.19V.

**LBI:** The (+) input of a comparator which can be used as a low-battery voltage detector. The (–) input is connected to the 1.19V internal reference.

**PLLIN:** External Synchronizing Input to Phase Detector. This pin is internally terminated to SGND with  $50k\Omega$ . Tie this pin to SGND in applications which do not use the phase-locked loop.

**PLL LPF:** Output of Phase Detector and Control Input of Oscillator. Normally a series RC lowpass filter network is connected from this pin to ground. Tie this pin to SGND in applications which do not use the phase-locked loop. Can be driven by a OV to 2.4V logic signal for a frequency shifting option.

**AUXFB:** Feedback Input to the Auxiliary Regulator/Comparator. When used as a linear regulator, this input can either be connected to an external resistive divider or




directly to the collector of the external PNP pass device for 12V operation. When used as a comparator, this is the noninverting input of a comparator whose inverting input is tied to the internal 1.19V reference. See Auxiliary Regulator Application section.

**AUXON:** Pulling this pin high turns on the auxiliary regulator/comparator. The threshold is 1.19V. This is a convenient linear power supply logic-controlled on/off input.

**AUXDR:** Open Drain Output of the Auxiliary Regulator/ Comparator. The base of an external PNP device is connected to this pin when used as a linear regulator. An external pull-up resistor is required for use as a comparator. A voltage >9.5V on AUXDR causes the internal 12V resistive divider to be connected in series with the AUXFB pin.

### FUNCTIONAL DIAGRAM





#### **OPERATION** (Refer to Functional Diagram)

#### Main Control Loop

The LTC1438/LTC1439 use a constant frequency, current mode step-down architecture. During normal operation, the top MOSFET is turned on each cycle when the oscillator sets the RS latch and turned off when the main current comparator 11 resets the RS latch. The peak inductor current at which I1 resets the RS latch is controlled by the voltage on the  $I_{TH1}$  ( $I_{TH2}$ ) pin, which is the output of each error amplifier (EA). The V<sub>PROG1</sub> pin, described in the Pin Functions, allows the EA to receive a selectively attenuated output feedback voltage V<sub>FB1</sub> from the SENSE<sup>-1</sup> pin while VPROG2 and VOSENSE2 allow EA to receive an output feedback voltage V<sub>FB2</sub> from either internal or external resistive dividers on the second controller. When the load current increases, it causes a slight decrease in V<sub>FB</sub> relative to the 1.19V reference, which in turn causes the  $I_{TH1}$  ( $I_{TH2}$ ) voltage to increase until the average inductor current matches the new load current. After the large top MOSFET has turned off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by current comparator 12, or the beginning of the next cycle.

The top MOSFET drivers are biased from floating boot strap capacitor  $C_B$ , which normally is recharged during each Off cycle. When  $V_{IN}$  decreases to a voltage close to  $V_{OUT}$ , however, the loop may enter dropout and attempt to turn on the top MOSFET continuously. The dropout detector counts the number of oscillator cycles that the top MOSFET remains on and periodically forces a brief off period to allow  $C_B$  to recharge.

The main control loop is shut down by pulling the RUN/ SS1 (RUN/SS2) pin low. Releasing RUN/SS1 (RUN/SS2) allows an internal  $3\mu$ A current source to charge soft start capacitor C<sub>SS</sub>. When C<sub>SS</sub> reaches 1.3V, the main control loop is enabled with the I<sub>TH1</sub> (I<sub>TH2</sub>) voltage clamped at approximately 30% of its maximum value. As C<sub>SS</sub> continues to charge, I<sub>TH1</sub> (I<sub>TH2</sub>) is gradually released allowing normal operation to resume. When both RUN/SS1 and RUN/SS2 are low, all LTC1438/LTC1439 functions are shut down. Refer to the LTC1538-AUX/LTC1539 data sheet for 5V keep-alive applications.

Comparator OV guards against transient overshoots > 7.5% by turning off the top MOSFET and keeping it off until the fault is removed.

#### **Low Current Operation**

Adaptive Power mode allows the LTC1439 to automatically change between two output stages sized for different load currents. The TGL1 (TGL2) and BG1 (BG2) pins drive large synchronous N-channel MOSFETs for operation at high currents, while the TGS1 (TGS2) pin drives a much smaller N-channel MOSFET used in conjunction with a Schottky diode for operation at low currents. This allows the loop to continue to operate at normal operating frequency as the load current decreases without incurring the large MOSFET gate charge losses. If the TGS1 (TGS2) pin is left open, the loop defaults to Burst Mode operation in which the large MOSFETs operate intermittently based on load demand.

Adaptive Power mode provides constant frequency operation down to approximately 1% of rated load current. This results in an order of magnitude reduction of load current before Burst Mode operation commences. Without the small MOSFET (i.e., no Adaptive Power mode) the transition to Burst Mode operation is approximately 10% of rated load current.

The transition to low current operation begins when comparator 12 detects current reversal and turns off the bottom MOSFET. If the voltage across  $R_{SENSE}$  does not exceed the hysteresis of 12 (approximately 20mV) for one full cycle, then on following cycles the top drive is routed to the small MOSFET at the TGS1 (TGS2) pin and the BG1 (BG2) pin is disabled. This continues until an inductor current peak exceeds 20mV/R<sub>SENSE</sub> or the I<sub>TH1</sub> (I<sub>TH2</sub>) voltage exceeds 0.6V, either of which causes drive to be returned to the TGL1 (TGL2) pin on the next cycle.

Two conditions can force continuous synchronous operation, even when the load current would otherwise dictate low current operation. One is when the common mode voltage of the SENSE<sup>+</sup> 1 (SENSE<sup>+</sup> 2) and SENSE<sup>-</sup> 1 (SENSE<sup>-</sup>2) pins are below 1.4V, and the other is when the SFB1 pin is below 1.19V. The latter condition is used to assist in secondary winding regulation, as described in the Applications Information section.



### **OPERATION** (Refer to Functional Diagram)

#### **Frequency Synchronization**

A Phase-Locked Loop (PLL) is available on the LTC1439 to allow the oscillator to be synchronized to an external source connected to the PLLIN pin. The output of the phase detector at the PLL LPF pin is also the control input of the oscillator, which operates over a 0V to 2.4V range corresponding to -30% to 30% in frequency. When locked, the PLL aligns the turn-on of the top MOSFET to the rising edge of the synchronizing signal. When PLLIN is left open, PLL LPF goes low, forcing the oscillator to minimum frequency.

#### **Power-On Reset**

The POR2 pin is an open drain output which pulls low when the main regulator output voltage of the second controller is out of regulation. When the output voltage rises to within 7.5% of regulation, a timer is started which releases POR2 after  $2^{16}$  (65536) oscillator cycles. This function is not available on the LTC1438X.

#### **Auxiliary Linear Regulator**

The auxiliary linear regulator in the LTC1439 controls an external PNP transistor for operation up to 500mA. A precise internal AUXFB resistive divider is invoked when

the AUXDR pin is above 9.5V to allow regulated 12V VPP supplies to be easily implemented. When AUXDR is below 8.5V an external feedback divider may be used to set other output voltages. Taking the AUXON pin low shuts down the auxiliary regulator providing a convenient logic-controlled power supply.

The AUX block can be used as a comparator having its inverting input tied to the internal 1.19V reference. The AUXDR pin is used as the output and requires an external pull-up to a supply of less than 8.5V in order to inhibit the invoking of the internal resistive divider.

#### INTV<sub>CC</sub>/EXTV<sub>CC</sub> Power

Power for the top and bottom MOSFET drivers and most of the other LTC1438/LTC1439 circuitry is derived from the INTV<sub>CC</sub> pin. The bottom MOSFET driver supply is also connected to INTV<sub>CC</sub>. When the EXTV<sub>CC</sub> pin is left open, an internal 5V low dropout regulator supplies INTV<sub>CC</sub> power. If EXTV<sub>CC</sub> is taken above 4.8V, the 5V regulator is turned off and an internal switch is turned on to connect EXTV<sub>CC</sub> to INTV<sub>CC</sub>. This allows the INTV<sub>CC</sub> power to be derived from a high efficiency external source such as the output of the regulator itself or a secondary winding, as described in the Applications Information section.



The basic LTC1439 application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of  $R_{SENSE}$ . Once  $R_{SENSE}$  is known,  $C_{OSC}$  and L can be chosen. Next, the power MOSFETs and D1 are selected. Finally,  $C_{IN}$  and  $C_{OUT}$  are selected. The circuit shown in Figure 1 can be configured for operation up to an input voltage of 28V (limited by the external MOSFETs).

#### **R<sub>SENSE</sub> Selection for Output Current**

 $R_{SENSE}$  is chosen based on the required output current. The LTC1438/LTC1439 current comparator has a maximum threshold of 150mV/R\_{SENSE} and an input common mode range of SGND to INTV\_{CC}. The current comparator threshold sets the peak of the inductor current, yielding a maximum average output current I\_{MAX} equal to the peak value less half the peak-to-peak ripple current,  $\Delta I_L$ .

Allowing some margin for variations in the LTC1438/ LTC1439 and external component values yield:

$$R_{\text{SENSE}} = \frac{100\text{mV}}{\text{I}_{\text{MAX}}}$$

The LTC1438/LTC1439 work well with values of  $\mathsf{R}_{SENSE}$  from  $0.005\Omega$  to  $0.2\Omega.$ 

#### $C_{OSC}$ Selection for Operating Frequency

The LTC1438/LTC1439 use a constant frequency architecture with the frequency determined by an external oscillator capacitor on  $C_{OSC}$ . Each time the topside MOSFET turns on, the voltage on  $C_{OSC}$  is reset to ground. During the on-time,  $C_{OSC}$  is charged by a fixed current plus an additional current which is proportional to the output voltage of the phase detector ( $V_{PLLLPF}$ )(LTC1439 only). When the voltage on the capacitor reaches 1.19V,  $C_{OSC}$  is reset to ground. The process then repeats.

The value of  $C_{OSC}$  is calculated from the desired operating frequency. Assuming the phase-locked loop has no external oscillator input ( $V_{PLLLPF} = 0V$ ):

$$C_{OSC}(pF) = \left[\frac{1.37(10^4)}{Frequency (kHz)}\right] - 11$$

A graph for selecting  $C_{OSC}$  vs frequency is given in Figure 2. As the operating frequency is increased the gate charge losses will be higher, reducing efficiency (see Efficiency Considerations). The maximum recommended switching frequency is 400kHz. When using Figure 2 for synchronizable applications, choose  $C_{OSC}$  corresponding to a frequency approximately 30% below your center frequency. (See Phase-Locked Loop and Frequency Sychronization).




Figure 2. Timing Capacitor Value

#### Inductor Value Calculation

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. So why would anyone ever choose to operate at lower frequencies with larger components? The answer is efficiency. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition to this basic trade off, the effect of inductor value on ripple current and low current operation must also be considered.

The inductor value has a direct effect on ripple current. The inductor ripple current  $\Delta I_L$  decreases with higher inductance or frequency and increases with higher  $V_{IN}$  or  $V_{OUT}$ :

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$



Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_L = 0.4(I_{MAX})$ . Remember, the maximum  $\Delta I_L$  occurs at the maximum input voltage.

The inductor value also has an effect on low current operation. The transition to low current operation begins when the inductor current reaches zero while the bottom MOSFET is on. Lower inductor values (higher  $\Delta I_L$ ) will cause this to occur at higher load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation (TGS1, 2 pins open), lower inductance values will cause the burst frequency to decrease.

The Figure 3 graph gives a range of recommended inductor values vs operating frequency and  $V_{\text{OUT}}.$ 




Figure 3. Recommended Inductor Values

#### **Inductor Core Selection**

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy or Kool Mµ<sup>®</sup> cores. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. **Do not allow the core to saturate!** 

Molypermalloy (from Magnetics, Inc.) is a very good, low loss core material for toroids, but it is more expensive than ferrite. A reasonable compromise from the same manufacturer is Kool M $\mu$ . Toroids are very space efficient, especially when you can use several layers of wire. Because they generally lack a bobbin, mounting is more difficult. However, designs for surface mount are available which do not increase the height significantly.

#### **Power MOSFET and D1 Selection**

Three external power MOSFETs must be selected for each controller with the LTC1439: a pair of N-channel MOSFETs for the top (main) switch and an N-channel MOSFET for the bottom (synchronous) switch. Only one top MOSFET is required for each LTC1438 controller.

To take advantage of the Adaptive Power output stage, two topside MOSFETs must be selected. A large [low  $R_{SD(ON)}$ ] MOSFET and a small [higher  $R_{DS(ON)}$ ] MOSFET are required. The large MOSFET is used as the main switch and works in conjunction with the synchronous switch. The smaller MOSFET is only enabled under low load current conditions. The benefit of this is to boost low to midcurrent efficiencies while continuing to operate at constant frequency. Also, by using the small MOSFET the circuit will keep switching at a constant frequency down to lower currents and delay skipping cycles.

The  $R_{DS(ON)}$  recommended for the small MOSFET is around 0.5 $\Omega$ . Be careful not to use a MOSFET with an  $R_{DS(ON)}$  that is too low; remember, we want to conserve gate charge. (A higher  $R_{DS(ON)}$  MOSFET has a smaller gate capacitance and thus requires less current to charge its gate). For all LTC1438 and cost sensitive LTC1439 applications, the small MOSFET is not required. The circuit then begins Burst Mode operation as the load current drops.

Kool  $M\mu$  is a registered trademark of Magnetics, Inc.



The peak-to-peak drive levels are set by the INTV<sub>CC</sub> voltage. This voltage is typically 5V during start-up (see EXTV<sub>CC</sub> Pin Connection). Consequently, logic level threshold MOSFETs must be used in most LTC1438/LTC1439 applications. The only exception is applications in which EXTV<sub>CC</sub> is powered from an external supply greater than 8V (must be less than 10V), in which standard threshold MOSFETs (V<sub>GS(TH)</sub> < 4V) may be used. Pay close attention to the BV<sub>DSS</sub> specification for the MOSFETs as well; many of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the "ON" resistance  $R_{SD(ON)}$ , reverse transfer capacitance  $C_{RSS}$ , input voltage and maximum output current. When the LTC1438/LTC1439 are operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle = 
$$\frac{V_{OUT}}{V_{IN}}$$

Synchronous Switch Duty Cycle =  $\frac{(V_{IN} - V_{OUT})}{V_{IN}}$ 

The MOSFET power dissipations at maximum output current are given by:

$$P_{MAIN} = \frac{V_{OUT}}{V_{IN}} (I_{MAX})^2 (1 + \delta) R_{DS(ON)} + k (V_{IN})^{1.85} (I_{MAX}) (C_{RSS}) (f)$$

$$\mathsf{P}_{\mathsf{SYNC}} = \frac{\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}}} \big(\mathsf{I}_{\mathsf{MAX}}\big)^2 \big(1 + \delta\big) \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$$

where  $\delta$  is the temperature dependency of  $R_{DS(ON)}$  and k is a constant inversely related to the gate drive current.

Both MOSFETs have I<sup>2</sup>R losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN} < 20V$  the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN} > 20V$  the transition losses rapidly increase to the point that the use of a higher R<sub>DS(ON)</sub> device with lower C<sub>RSS</sub> actual provides higher

efficiency. The synchronous MOSFET losses are greatest at high input voltage or during a short circuit when the duty cycle in this switch is nearly 100%. Refer to the Foldback Current Limiting section for further applications information.

The term  $(1 + \delta)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(ON)}$  vs Temperature curve, but  $\delta = 0.005/^{\circ}$ C can be used as an approximation for low voltage MOSFETs. C<sub>RSS</sub> is usually specified in the MOSFET characteristics. The constant k = 2.5 can be used to estimate the contributions of the two terms in the main switch dissipation equation.

The Schottky diode D1 shown in Figure 1 serves two purposes. During continuous synchronous operation, D1 conducts during the dead-time between the conduction of the two large power MOSFETs. This prevents the body diode of the bottom MOSFET from turning on and storing charge during the dead-time, which could cost as much as 1% in efficiency. During low current operation, D1 operates in conjunction with the small top MOSFET to provide an efficient low current output stage. A 1A Schottky is generally a good compromise for both regions of operation due to the relatively small average current.

#### $C_{\text{IN}}$ and $C_{\text{OUT}}$ Selection

In continuous mode, the source current of the top N-channel MOSFET is a square wave of duty cycle  $V_{OUT}/V_{IN}$ . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 Required  $I_{RMS} \approx I_{MAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}$ 

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. Always consult the manufacturer if there is any question.



The selection of C<sub>OUT</sub> is driven by the required effective series resistance (ESR). Typically, once the ESR requirement is satisified the capacitance is adequate for filtering. The output ripple ( $\Delta V_{OUT}$ ) is approximated by:

$$\Delta V_{OUT} \approx \Delta I_{L} \left( \text{ESR} + \frac{1}{4 \text{fC}_{OUT}} \right)$$

where f = operating frequency,  $C_{OUT}$  = output capacitance and  $\Delta I_L$  = ripple current in the inductor. The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. With  $\Delta I_L$  = 0.4I<sub>OUT(MAX)</sub> the output ripple will be less than 100mV at max V<sub>IN</sub> assuming:


C<sub>OUT</sub> Required ESR < 2R<sub>SENSE</sub>

Manufacturers such as Nichicon, United Chemicon and Sanyo should be considered for high performance throughhole capacitors. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest (ESR size) product of any aluminum electrolytic at a somewhat higher price. Once the ESR requirement for  $C_{OUT}$  has been met, the RMS current rating generally far exceeds the  $I_{RIPPLE(P-P)}$  requirement.

In surface mount applications multiple capacitors may have to be paralleled to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalums, available in case heights ranging from 2mm to 4mm. Other capacitor types include Sanyo OS-CON, Nichicon PL series and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

#### INTV<sub>CC</sub> Regulator

An internal P-channel low dropout regulator produces 5V at the INTV<sub>CC</sub> pin from the V<sub>IN</sub> supply pin. INTV<sub>CC</sub> powers the drivers and internal circuitry within the LTC1438/LTC1439. The INTV<sub>CC</sub> pin regulator can supply 40mA and must be bypassed to ground with a minimum of  $2.2\mu$ F tantalum or low ESR electrolytic capacitor. Good bypassing is necessary to supply the high transient currents required by the MOSFET gate drivers.



 $T_J = 70^{\circ}C + (21mA)(30V)(85^{\circ}C/W) = 124^{\circ}C$ 

To prevent maximum junction temperature from being exceeded, the input supply current must be checked while operating in continuous mode at maximum  $V_{\text{IN}}$ .

#### $\mathsf{EXTV}_{\mathsf{CC}}$ Connection

The LTC1438/LTC1439 contain an internal P-channel MOSFET switch connected between the EXTV<sub>CC</sub> and INTV<sub>CC</sub> pins. When the voltage applied to EXTV<sub>CC</sub> rises above 4.8V, the internal regulator is turned off and an internal switch closes, connecting the EXTV<sub>CC</sub> pin to the INTV<sub>CC</sub> pin thereby supplying internal power to the IC. The switch remains closed as long as the voltage applied to EXTV<sub>CC</sub> remains above 4.5V. This allows the MOSFET driver and control power to be derived from the output during normal operation (4.8V < V<sub>OUT</sub> < 9V) and from the internal regulator when the output is out of regulation (start-up, short circuit). Do not apply greater than 10V to the EXTV<sub>CC</sub> pin and ensure that EXTV<sub>CC</sub>  $\leq$  V<sub>IN</sub>.

Significant efficiency gains can be realized by powering  $INTV_{CC}$  from the output, since the  $V_{IN}$  current resulting from the driver and control currents will be scaled by a factor of Duty Cycle/Efficiency. For 5V regulators this supply means connecting the EXTV<sub>CC</sub> pin directly to  $V_{OUT}$ . However, for 3.3V and other lower voltage regulators, additional circuitry is required to derive  $INTV_{CC}$  power from the output.

The following list summarizes the four possible connections for  $\mathsf{EXTV}_{\mathsf{CC}:}$ 

1. EXTV<sub>CC</sub> left open (or grounded). This will cause  $INTV_{CC}$  to be powered from the internal 5V regulator resulting



in an efficiency penalty of up to 10% at high input voltages.

- 2. EXTV<sub>CC</sub> connected directly to  $V_{OUT}$ . This is the normal connection for a 5V regulator and provides the highest efficiency.
- 3. EXTV<sub>CC</sub> connected to an output-derived boost network. For 3.3V and other low voltage regulators, efficiency gains can still be realized by connecting EXTV<sub>CC</sub> to an output-derived voltage which has been boosted to greater than 4.8V. This can be done with either the inductive boost winding as shown in Figure 4a or the capacitive charge pump shown in Figure 4b. The charge pump has the advantage of simple magnetics.
- 4. EXTV<sub>CC</sub> connected to an external supply. If an external supply is available in the 5V to 10V range (EXTV<sub>CC</sub>  $\leq$  V<sub>IN</sub>) it may be used to power EXTV<sub>CC</sub> providing it is compat-




Figure 4a. Secondary Output Loop and  $\text{EXTV}_{\text{CC}}$  Connection




Figure 4b. Capacitive Charge Pump for  $\text{EXTV}_{\text{CC}}$ 

ible with the MOSFET gate drive requirements. When driving standard threshold MOSFETs, the external supply must be always present during operation to prevent MOSFET failure due to insufficient gate drive.

#### Topside MOSFET Driver Supply $(C_B, D_B)$

External bootstrap capacitors  $C_B$  connected to the BOOST 1 and BOOST 2 pins supply the gate drive voltages for the topside MOSFETs. Capacitor  $C_B$  in the Functional Diagram is charged through diode  $D_B$  from INTV<sub>CC</sub> when the SW1(SW2) pin is low. When one of the topside MOSFETs is to be turned on, the driver places the  $C_B$  voltage across the gate source of the desired MOSFET. This enhances the MOSFET and turns on the topside switch. The switch node voltage SW1(SW2) rises to V<sub>IN</sub> and the BOOST 1(BOOST 2) pin follows. With the topside MOSFET on, the boost voltage is above the input supply: V<sub>BOOST</sub> = V<sub>IN</sub> + V<sub>INTVCC</sub>. The value of the boost capacitor  $C_B$  needs to be 100 times that of the total input capacitance of the topside MOSFET(s). The reverse breakdown on D<sub>B</sub> must be greater than V<sub>IN(MAX)</sub>.

#### **Output Voltage Programming**

The LTC1438/LTC1439 have pin selectable output voltage programming. Controller 1 on the LTC1438-ADJ is a dedicated adjustable controller. The output voltage is selected by the  $V_{PROG1}$  ( $V_{PROG2}$ ) pin as follows on all of the other parts:

$V_{PROG1,2} = 0V$	V <sub>OUT1.2</sub> = 3.3V
$V_{PROG1,2} = INTV_{CC}$	$V_{OUT1,2} = 5V$
V <sub>PROG2</sub> = Open (DC)	$V_{OUT2} = Adjustable$

Except for the LTC1438-ADJ, the top of an internal resistive divider is connected to SENSE<sup>-1</sup> pin in Controller 1. For fixed output voltage applications the SENSE<sup>-1</sup> pin is connected to the output voltage as shown in Figure 5a. When using an external resistive divider for an adjustable regulator, the V<sub>PROG2</sub> pin is left open (V<sub>PROG1</sub> is internally left open on the LTC1438-ADJ) and the V<sub>OSENSE2</sub> pin is connected to the feedback resistors as shown in Figure 5b. The adjustable controller will force the externally attenuated output voltage to 1.19V.






Figure 5a. LTC1438/LTC1439 Fixed Output Applications




Figure 5b. LTC1438/LTC1439 Adjustable Applications

#### Power-On Reset Function (POR)

The power-on reset function (not available on the LTC1438X) monitors the output voltage of the second controller and turns on an open drain device when it is below its properly regulated voltage. An external pull-up resistor is required on the POR2 pin.

When power is first applied or when coming out of shutdown, the POR2 output is held at ground. When the output voltage rises above a level which is 5% below the final regulated output value, an internal counter starts. After this counter counts  $2^{16}$  (65536) clock cycles, the POR2 pull-down device turns off.

The POR2 output will go low whenever the output voltage of the second controller drops below 7.5% of its regulated value for longer than approximately  $30\mu s$ , signaling an out-of-regulation condition. In shutdown, when RUN/SS1 and RUN/SS2 are both below 1.3V, the POR2 output is pulled low even if the regulator's output is held up by an external source. The POR2 output is active during shutdown if V<sub>IN</sub> is powered.

#### **Run/Soft Start Function**

The RUN/SS1 and RUN/SS2 pins each serve two functions. Each pin provides the soft start function and a means to shut down each controller. Soft start reduces surge currents from  $V_{\rm IN}$  by providing a gradual ramp-up of



the internal current limit. *Power supply sequencing* can also be accomplished using this pin.

An internal  $3\mu$ A current source charges up an external capacitor C<sub>SS.</sub> When the voltage on RUN/SS1 (RUN/SS2) reaches 1.3V the particular controller is permitted to start operating. As the voltage on the pin continues to ramp from 1.3V to 2.4V, the internal current limit is also ramped at a proportional linear rate. The current limit begins at approximately 50mV/R<sub>SENSE</sub> (at V<sub>RUN/SS</sub> = 1.3V) and ends at 150mV/R<sub>SENSE</sub> (V<sub>RUN/SS</sub> ≥ 2.7V). The output current thus ramps up slowly, reducing the starting surge current required from the input power supply. If RUN/SS has been pulled all the way to ground there is a delay before starting of approximately 500ms/µF, followed by a similar time to reach full current on that controller.

By pulling both RUN/SS controller pins below 1.3V, the LTC1438/LTC1439 are put into low current shutdown ( $I_Q < 25 \mu A$ ). These pins can be driven directly from logic as shown in Figure 6. Diode D1 in Figure 6 reduces the start delay but allows  $C_{SS}$  to ramp up slowly providing the soft start function; this diode and  $C_{SS}$  can be deleted if soft start is not needed. Each RUN/SS pin has an internal 6V Zener clamp (See Functional Diagram).




Figure 6. RUN/SS Pin Interfacing

#### Foldback Current Limiting

As described in Power MOSFET and D1 Selection, the worst-case dissipation for either MOSFET occurs with a short-circuited output, when the synchronous MOSFET conducts the current limit value almost continuously. In most applications this will not cause excessive heating, even for extended fault intervals. However, when heat sinking is at a premium or higher  $R_{DS(ON)}$  MOSFETs are being used, foldback current limiting should be added to reduce the current in proportion to the severity of the fault.

Foldback current limiting is implemented by adding diode  $\mathsf{D}_{\mathsf{FB}}$  between the output and the  $\mathsf{I}_{\mathsf{TH}}$  pin as shown in the

Functional Diagram. In a hard short ( $V_{OUT} = 0V$ ) the current will be reduced to approximately 25% of the maximum output current. This technique may be used for all applications with regulated output voltages of 1.8V or greater.

#### Phase-Locked Loop and Frequency Synchronization

The LTC1439 has an internal voltage-controlled oscillator and phase detector comprising a phase-locked loop. This allows the top MOSFET turn-on to be locked to the rising edge of an external source. The frequency range of the voltage-controlled oscillator is  $\pm 30\%$  around the center frequency f<sub>0</sub>.




Figure 7. Operating Frequency vs  $V_{PLLLPF}$ 

The value of  $C_{OSC}$  is calculated from the desired operating frequency (f<sub>0</sub>). Assuming the phase-locked loop is *locked* (V<sub>PLLLPF</sub> = 1.19V):

$$C_{OSC}(pF) = \left[\frac{2.1(10^4)}{\text{Frequency (kHz)}}\right] - 11$$

Stating the frequency as a function of  $V_{\mbox{PLLLPF}}$  and  $C_{\mbox{OSC}}$ :

$$Frequency(kHz) = \frac{8.4(10^8)}{\left[C_{OSC}(pF) + 11\right] \left[\frac{1}{17\mu A + 18\mu A\left(\frac{V_{PLLLPF}}{2.4V}\right)} + 2000\right]}$$

The phase detector used is an edge sensitive digital type which provides zero degrees phase shift between the external and internal oscillators. This type of phase detector will not lock up on input frequencies close to the harmonics of the VCO center frequency. The PLL hold-in range,  $\Delta f_{H}$ , is equal to the capture range,  $\Delta f_{C}$ :

$$\Delta f_{\rm H} = \Delta f_{\rm C} = \pm 0.3 \ f_{\rm O}.$$

The output of the phase detector is a complementary pair of current sources charging or discharging the external filter network on the PLL LPF pin. A simplified block diagram is shown in Figure 8.

If the external frequency  $f_{PLLIN}$  is greater than the oscillator frequency  $f_{OSC}$ , current is sourced continuously, pulling up the PLL LPF pin. When the external frequency is less than  $f_{OSC}$ , current is sunk continuously, pulling down the PLL LPF pin. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. Thus the voltage on the PLL LPF pin is adjusted until the phase and frequency of the external and internal oscillators are identical. At this stable operating point the phase comparator output is open and the filter capacitor




Figure 8. Phase-Locked Loop Block Diagram



 $C_{LP}$  holds the voltage. The LTC1439 PLLIN pin must be driven from a low impedance such as a logic gate located close to the pin. Any external attenuator used needs to be referenced to SGND.

The loop filter components  $C_{LP}$ ,  $R_{LP}$  smooth out the current pulses from the phase detector and provide a stable input to the voltage-controlled oscillator. The filter components  $C_{LP}$  and  $R_{LP}$  determine how fast the loop acquires lock. Typically,  $R_{LP}$ =10k and  $C_{LP}$  is 0.01µF to 0.1µF. The low side of the filter needs to be connected to SGND.

The PLL LPF pin can be driven with external logic to obtain a 1:1.9 frequency shift. The circuit shown in Figure 9 will provide a frequency shift from  $f_0$  to 1.9 $f_0$  as the voltage on  $V_{PLLLPF}$  increases from OV to 2.4V. Do not exceed 2.4V on  $V_{PLLLPF}$ .




Figure 9. Directly Driving PLL LPF Pin

#### Low-Battery Comparator

The LTC1438/LTC1439 have an on-chip low-battery comparator which can be used to sense a low-battery condition when implemented as shown in Figure 10. The resistor divider R3/R4 sets the comparator trip point as follows:

$$V_{\text{LBITRIP}} = 1.19V \left(1 + \frac{\text{R4}}{\text{R3}}\right)$$

The divided down voltage at the negative (–) input to the comparator is compared to an internal 1.19V reference. A 20mV hysteresis is built in to assure rapid switching. The output is an open drain MOSFET and requires a pull-up resistor. This comparator is *not* active when both the RUN/SS1 and RUN/SS2 pins are low. Refer to the LTC1538/LTC1539 for a comparator which is active during shutdown. The low side of the resistive divider needs to be connected to SGND.




Figure 10. Low-Battery Comparator

#### **SFB1** Pin Operation

When the SFB1 pin drops below its ground referenced 1.19V threshold, continuous mode operation is forced. In continuous mode, the large N-channel main and synchronous switches are used regardless of the load on the main output.

In addition to providing a logic input to force continuous synchronous operation, the SFB1 pin provides a means to regulate a flyback winding output. The use of a synchronous switch removes the requirement that power must be drawn from the inductor primary in order to extract power from the auxiliary winding. With the loop in continuous mode, the auxiliary output may be loaded without regard to the primary output load. The SFB1 pin provides a way to force continuous synchronous operation as needed by the flyback winding.

The secondary output voltage is set by the turns ratio of the transformer in conjunction with a pair of external resistors returned to the SFB1 pin as shown in Figure 4a. The secondary regulated voltage  $V_{SEC}$  in Figure 4a is given by:

$$V_{\text{SEC}} \approx (N+1)V_{\text{OUT}} > 1.19V \left(1 + \frac{R6}{R5}\right)$$

where N is the turns ratio of the transformer, and  $V_{OUT}$  is the main output voltage sensed by Sense<sup>-1</sup>.

#### **Auxiliary Regulator/Comparator**

The auxiliary regulator/comparator can be used as a comparator or low dropout regulator (by adding an external PNP pass device).



When the voltage present at the AUXON pin is greater than 1.19V the regulator/comparator is on. The amplifier is stable when operating as a low dropout regulator. This same amplifier can be used as a comparator whose inverting input is tied to the 1.19V reference.

The AUXDR pin is internally connected to an open drain MOSFET which can sink up to 10mA. The voltage on AUXDR determines whether or not an internal 12V resistive divider is connected to AUXFB as described below. A pull-up resistor is required on AUXDR and the voltage must not exceed 28V.

With the addition of an external PNP pass device, a linear regulator capable of supplying up to 0.5A is created. As shown in Figure 11a, the base of the external PNP connects to the AUXDR pin together with a pull-up resistor. The output voltage  $V_{OAUX}$  at the collector of the external PNP is sensed by the AUXFB pin.

The input voltage to the auxiliary regulator can be taken from a secondary winding on the primary inductor as shown in Figure 11a. In this application, the SFB1 pin regulates the input voltage to the PNP regulator (see SFB1 Pin Operation) and should be set to approximately 1V to 2V above the required output voltage of the auxiliary regulator. AZener clamp diode may be required to keep the secondary winding resultant output voltage under the 28V AUXDR pin specification when the primary is heavily loaded and the secondary is not.

The AUXFB pin is the feedback point of the regulator. An internal resistor divider is available to provide a 12V output by simply connecting AUXFB directly to the collector of the external PNP. The internal resistive divider is switched in when the voltage at AUXFB goes above 9.5V with 1V built-in hysteresis. For other output voltages, an external resistive divider is fed back to AUXFB as shown in Figure 11b. The output voltage V<sub>OAUX</sub> is set as follows:

$V_{OAUX} = 1.19V \left(1 + \frac{R8}{R7}\right) < 8V$	AUXDR < 8.5V
$V_{OAUX} = 12V$	AUXDR ≥12V

When used as a voltage comparator as shown in Figure 11c, the auxiliary block has a noninverting characteristic. When AUXFB drops below 1.19V, the AUXDR pin will be pulled low. A minimum current of  $5\mu$ A is required to pull up the AUXDR pin to 5V when used as a comparator output in order to counteract a 1.5 $\mu$ A internal pull-down current source.




Figure 11a. 12V Output Auxiliary Regulator Using Internal Feedback Resistors




Figure 11b. 5V Output Auxiliary Regulator Using External Feedback Resistors




Figure 11c. Auxiliary Comparator Configuration



#### **Efficiency Considerations**

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency = 100% - (L1 + L2 + L3 + ...)

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC1438/LTC1439 circuits. LTC1438/LTC1439  $V_{IN}$  current, INTV<sub>CC</sub> current, I<sup>2</sup>R losses and topside MOSFET transition losses.

- 1. The V<sub>IN</sub> current is the DC supply current given in the Electrical Characteristics which excludes MOSFET driver and control currents. V<sub>IN</sub> current typically results in a small ( $\ll$  1%) loss which increases with V<sub>IN</sub>.
- 2. INTV<sub>CC</sub> current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from INTV<sub>CC</sub> to ground. The resulting dQ/dt is a current out of INTV<sub>CC</sub> which is typically much larger than the control circuit current. In continuous mode, I<sub>GATECHG</sub> =  $f(Q_T + Q_B)$ , where  $Q_T$  and  $Q_B$  are the gate charges of the topside and bottom side MOSFETs. It is for this reason that the large topside and synchronous MOSFETs are turned off during low current operation in favor of the small topside MOSFET and external Schottky diode, allowing efficient, constant-frequency operation at low output currents.

By powering EXTV<sub>CC</sub> from an output-derived source, the additional  $V_{IN}$  current resulting from the driver and control currents will be scaled by a factor of Duty Cycle/Efficiency. For example, in a 20V to 5V application, 10mA of INTV<sub>CC</sub> current results in approximately 3mA of  $V_{IN}$  current. This reduces the midcurrent loss from 10% or more (if the driver was powered directly from  $V_{IN}$ ) to only a few percent.

- 3. I<sup>2</sup>R losses are predicted from the DC resistances of the MOSFET, inductor and current sense R. In continuous mode the average output current flows through L and R<sub>SENSE</sub>, but is "chopped" between the topside main MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same R<sub>DS(ON)</sub>, then the resistance of one MOSFET can simply be summed with the resistances of L and R<sub>SENSE</sub> to obtain I<sup>2</sup>R losses. For example, if each R<sub>DS(ON)</sub> = 0.05 $\Omega$ , R<sub>L</sub> = 0.15 $\Omega$  and R<sub>SENSE</sub> = 0.05 $\Omega$ , then the total resistance is 0.25 $\Omega$ . This results in losses ranging from 3% to 10% as the output current increases from 0.5A to 2A. I<sup>2</sup>R losses cause the efficiency to roll off at high output currents.
- 4. Transition losses apply only to the topside MOSFET(s) and only when operating at high input voltages (typically 20V or greater). Transition losses can be estimated from:

Transition Loss  $\approx 2.5(V_{IN})^{1.85}(I_{MAX})(C_{RSS})(f)$ 

Other losses including  $C_{IN}$  and  $C_{OUT}$  ESR dissipative losses, Schottky conduction losses during dead-time, and inductor core losses, generally account for less than 2% total additional loss.

#### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs,  $V_{OUT}$  shifts by an amount equal to ( $\Delta I_{LOAD}$ )(ESR) where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating the feedback error signal which forces the regulator loop to adapt to the current change and return  $V_{OUT}$  to its steady-state value. During this recovery time  $V_{OUT}$  can be monitored for overshoot or ringing which would indicate a stability problem. The I<sub>TH</sub> external components shown in Figure 1 will prove adequate compensation for most applications.

A second, more severe transient is caused by switching in loads with large (>1 $\mu$ F) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with C<sub>OUT</sub>, causing a rapid drop in V<sub>OUT</sub>. No regulator can deliver enough current to prevent this problem if the load

switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately  $(25)(C_{LOAD})$ . Thus a  $10\mu$ F capacitor would require a  $250\mu$ s rise time, limiting the charging current to about 200mA.

# Automotive Considerations: Plugging into the Cigarette Lighter

As battery-powered devices go mobile, there is a natural interest in plugging into the cigarette lighter in order to conserve or even recharge battery packs during operation. But before you connect, be advised: you are plugging into the supply from hell. The main battery line in an automobile is the source of a number of nasty potential transients, including load dump, reverse battery and double battery.

Load dump is the result of a loose battery cable. When the cable breaks connection, the field collapse in the alternator can cause a positive spike as high as 60V which takes several hundred milliseconds to decay. Reverse battery is just what it says, while double battery is a consequence of tow-truck operators finding that a 24V jump start cranks cold engines faster than 12V.

The network shown in Figure 12 is the most straightforward approach to protect a DC/DC converter from the ravages of an automotive battery line. The series diode prevents current from flowing during reverse battery, while the transient suppressor clamps the input voltage during load dump. Note that the transient suppressor should not conduct during double battery operation, but must still clamp the input voltage below breakdown of the converter. Although the LT1438/LT1439 has a maximum input voltage of 36V, most applications will be limited to 30V by the MOSFET BV<sub>DSS</sub>.




Figure 12. Automotive Application Protection

#### **Design Example**

As a design example, assume  $V_{IN}$  = 12V(nominal),  $V_{IN}$  = 22V(max),  $V_{OUT}$  = 3.3V,  $I_{MAX}$  = 3A and f = 250kHz,  $R_{SENSE}$  and  $C_{OSC}$  can immediately be calculated:

 $\begin{array}{l} R_{SENSE} = 100mV/3A = 0.033\Omega \\ C_{OSC} = [1.37(10^4)/250] - 11 \approx 43 pF \end{array}$ 

Referring to Figure 3, a  $10\mu$ H inductor falls within the recommended range. To check the actual value of the ripple current the following equation is used :

$$\Delta I_{L} = \frac{V_{OUT}}{(f)(L)} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

The highest value of the ripple current occurs at the maximum input voltage:

$$\Delta I_{L} = \frac{3.3V}{250 \text{kHz}(10 \mu \text{H})} \left( 1 - \frac{3.3V}{22V} \right) = 1.12\text{A}$$

The power dissipation on the topside MOSFET can be easily estimated. Using a Siliconix Si4412DY for example;  $R_{DS(ON)} = 0.042\Omega$ ,  $C_{RSS} = 100$ pF. At maximum input voltage with T(estimated) = 50°C:

$$\begin{split} \mathsf{P}_{\mathsf{MAIN}} &= \frac{3.3\mathsf{V}}{22\mathsf{V}} \big(3\big)^2 \big[ 1 + \big(0.005\big) \big(50^\circ\mathsf{C} - 25^\circ\mathsf{C}\,\big) \big] \big(0.042\Omega\big) \\ &+ 2.5 \big(22\mathsf{V}\,\big)^{1.85} \big(3\mathsf{A}\,\big) \big(100\mathsf{pF}\,\big) \big(250\mathsf{kHz}\,\big) = 122\mathsf{mW} \end{split}$$

The most stringent requirement for the synchronous N-channel MOSFET is with  $V_{OUT} = 0V$  (i.e. short circuit). During a continuous short circuit, the worst-case dissipation rises to:

 $\mathsf{P}_{\mathsf{SYNC}} = [\mathsf{I}_{\mathsf{SC}(\mathsf{AVG})}]^2 (1 + \delta) \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$ 


With the 0.033 $\Omega$  sense resistor  $I_{SC(AVG)}$  = 4A will result, increasing the Si4412DY dissipation to 950mW at a die temperature of 105°C.

 $C_{IN}$  will require an RMS current rating of at least 1.5A at temperature and  $C_{OUT}$  will require an ESR of  $0.03\Omega$  for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

 $V_{ORIPPLE} = R_{ESR}(\Delta I_L) = 0.03\Omega(1.12A) = 34mV_{P-P}$ 







NOT ALL PINS CONNECTED FOR CLARITY

BOLD LINES INDICATE HIGH CURRENT PATHS

Figure 13. LTC1439 Physical Layout Diagram

#### PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC1438/LTC1439. These items are also illustrated graphically in the layout diagram of Figure 13. Check the following in your layout:

1. Are the high current power ground current paths using or running through any part of signal ground? The LTC1438/LTC1438X/LTC1439 ICs have their sensitive pins on one side of the package. These pins include the signal ground for the reference, the oscillator input, the voltage and current sensing for both controllers and the low-battery/comparator input. The signal ground area used on this side of the IC must return to the bottom plates of all of the output capacitors. The high current power loops formed by the input capacitors and the ground returns to the sources of the bottom N-channel MOSFETs, anodes of the Schottky diodes and (–) plates of C<sub>IN</sub>, should be as short as possible and tied through a low resistance path to the bottom plates of the output capacitors for the ground return.

2. Do the LTC1438/LTC1439 SENSE<sup>-</sup> 1 and V<sub>OSENSE2</sub> pins connect to the (+) plates of C<sub>OUT</sub>? In adjustable applications, the resistive divider R1/R2 must be connected between the (+) plate of C<sub>OUT</sub> and signal ground and the HF decoupling capacitor should be as close as possible to the LTC1438/LTC1439.

- 3. Are the SENSE<sup>-</sup> and SENSE<sup>+</sup> leads routed together with minimum PC trace spacing? The filter capacitors between SENSE<sup>+</sup>1 (SENSE<sup>+</sup>2) and SENSE<sup>-</sup>1 (SENSE<sup>-</sup>2) should be as close as possible to the LTC1438/LTC1439.
- 4. Do the (+) plates of  $C_{\rm IN}$  connect to the drains of the topside MOSFETs as closely as possible? This capacitor provides the AC current to the MOSFETs.
- 5. Is the  $\rm INTV_{CC}$  decoupling capacitor connected closely between  $\rm INTV_{CC}$  and the power ground pin? This capacitor carries the MOSFET driver peak currents.
- 6. Keep the switching nodes, SW1 (SW2), away from sensitive small-signal nodes. Ideally the switch nodes should be placed at the furthest point from the LTC1438/LTC1439.
- 7. Use a low impedance source such as a logic gate to drive the PLLIN pin and keep the lead as short as possible.

#### PC Board Layout Suggestions

Switching power supply printed circuit layouts are certainly among the most difficult analog circuits to design. The following suggestions will help to get a reasonably close solution on the first try.

The output circuits, including the external switching MOSFETs, inductor, secondary windings, sense resistor, input capacitors and output capacitors all have very large voltage and/or current levels associated with them. These components and the radiated fields (electrostatic and/or electromagnetic) **must** be kept away from the very sensitive control circuitry and loop compensation components required for a current mode switching regulator.

The electrostatic or capacitive coupling problems can be reduced by increasing the distance from the radiator, typically a very large or very fast moving voltage signal. The signal points that cause problems generally include: the "switch" node, any secondary flyback winding voltage and any nodes which also move with these nodes. The switch, MOSFET gate and boost nodes move between V<sub>IN</sub> and PGND each cycle with less than a 100ns transition time. The secondary flyback winding output has an AC signal component of  $-V_{IN}$  times the turns ratio of the transformer, and also has a similar <100ns transition time. The feedback control input signals need to have less

than a few millivolts of noise in order for the regulator to perform properly. A rough calculation shows that 80dB of isolation at 2MHz is required from the switch node for low noise switcher operation. The situation is worse by a factor of the turns ratio for the secondary flyback winding. Keep these switch node related PC traces small and away from the "quiet" side of the IC (not just above and below each other on the opposite side of the board).

The electromagnetic or current loop induced feedback problems can be minimized by keeping the high AC current (transmitter) paths and the feedback circuit (receiver) path small and/or short. Maxwell's equations are at work here, trying to disrupt our clean flow of current and voltage information from the output back to the controller input. It is crucial to understand and minimize the susceptibility of the control input stage as well as the more obvious reduction of radiation from the high current output stage(s). An inductive transmitter depends upon the frequency, current amplitude and the size of the current loop to determine the radiation characteristic of the generated field. The current levels are set in the output stage once the input voltage, output voltage and inductor value(s) have been selected. The frequency is set by the output stage transition times. The only parameter over which we have some control is the size of the antenna we create on the PC board, i.e., the loop. A loop is formed with the input capacitance, the top MOSFET, the Schottky diode and the path from the Schottky diode's ground connection and the input capacitor's ground connection. A second path is formed when a secondary winding is used comprising the secondary output capacitor, the secondary winding and the rectifier diode or switching MOSFET (in the case of a synchronous approach). These "loops" should be kept as small and tightly packed as possible in order to minimize their "far field" radiation effects. The radiated field produced is picked up by the current comparator input filter circuit(s), as well as by the voltage feedback circuit(s). The current comparator's filter capacitor placed across the sense pins attenuates the radiated current signal. It is important to place this capacitor immediately adjacent to the IC sense pins. The voltage sensing input(s) minimizes the inductive pickup component by using an input capacitance filter to SGND. The capacitors in both case serve to integrate the induced






current, reducing the susceptibility to both the "loop" radiated magnetic fields and the transformer or inductor leakage fields.

The capacitor on  $INTV_{CC}$  acts as a reservoir to supply the high transient currents to the bottom gates *and* to recharge the boost capacitor. This capacitor should be a  $4.7\mu$ F tantalum capacitor placed as close as possible to the  $INTV_{CC}$  and PGND pins of the IC. Peak current driving the MOSFET gates exceeds 1A. The PGND pin of the IC, connected to this capacitor, should connect directly to the lower plates of the output capacitors to minimize the AC ripple on the INTV<sub>CC</sub> IC power supply.

The previous instructions will yield a PC layout which has three separate ground regions returning separately to the bottom plates of the output capacitors: a signal ground, a MOSFET gate/INTV<sub>CC</sub> ground and the ground from the input capacitors, Schottky diode and synchronous MOSFET. In practice, this may produce a long power ground path from the input and output capacitors. A long, low resistance path between the input and output capacitor power grounds will not upset the operation of the switching controllers as long as the signal and power grounds from the IC pins does not "tap in" along this path.


### TYPICAL APPLICATIONS



#### LTC1438 5V/3A, 3.3V/3.5A Regulator



# **TYPICAL APPLICATIONS**



LTC1439 High Efficiency Low Noise 5V/3A, 3.3V/3.5A and 12V/200mA Regulator

\* T1 = DALE LPE-6562-A262 GAPPED E-CORE BH ELECTRONICS 501-0657 GAPPED TOROID M1, M2, M4, M5 = IRF7403


M3, M6 = IRLML2803

L2 = SUMIDA CDRH125-100MC ALL INPUT OUTPUT CAPACITORS ARE AVX-TPS SERIES






### TYPICAL APPLICATIONS



LTC1439 High Effciency 3.3V/2.5V Regulator with Low Noise 12V Linear Regulator




# TYPICAL APPLICATIONS







# **PCB LAYOUT AND FILM** (Gerber files for this circuit board are available. Call LTC Marketing.)




Silkscreen Top




Silkscreen Bottom




**Copper Layer 1** 



**Copper Layer 2 Ground Plane** 




**Copper Layer 4** 



Copper Layer 3




## PACKAGE DESCRIPTION



30 Downloaded from Arrow.com.



### PACKAGE DESCRIPTION



**GW Package** 36-Lead Plastic SSOP (Wide 0.300) (LTC DWG # 05-08-1642)


2. DIMENSIONS ARE IN MILLIMETERS

(INCHES)

\*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.152mm (0.006") PER SIDE \*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.254mm (0.010") PER SIDE



# TYPICAL APPLICATION



#### 3.3V to 2.9V at 3A Low Noise Linear Regulator

### **RELATED PARTS**

PART NUMBER DESCRIPTION		COMMENTS		
LTC1159 High Efficiency Step-Down Switching Regulator Controller		Synchronous, $V_{IN} \le 40V$ , For Logic Threshold FETs		
T <sup>®</sup> 1375/LT1376 1.5A, 500kHz Step-Down Switching Regulators		High Frequency, Small Inductor, High Efficiency Switchers, 1.5A Switch		
LTC1436/LTC1436-PLL/ LTC1437	High Efficiency Low Noise Synchronous Step-Down Switching Regulator Controllers	Full-Featured Single Controller		
LT1510 Constant-Voltage/Constant-Current Battery Charger		1.3A, Li-Ion, NiCd, NiMH, Pb-Acid Charger		
LTC1538-AUX Dual, Synchronous Controller with AUX Regulator		5V Standby in Shutdown		
LTC1539 Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulator Controller		5V Standby in Shutdown		
LTC1778 Fast Step-Down Synchronous Controller		Fast Transient Response; No R <sub>SENSE</sub>		
LTC3728 2-Phase, Dual Synchronous Step-Down Controller		Minimum C <sub>IN</sub> and C <sub>OUT</sub> , 550kHz/Phase; Current Mode		

32 Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 • FAX: (408) 434-0507 • www.linear.com

