

Low Distortion, High Speed Rail-to-Rail Input/Output Amplifier

Known Good Die

FEATURES

High speed 190 MHz, -3 dB bandwidth (G = +1) 100 V/µs slew rate Low distortion 120 dBc @ 1 MHz SFDR 80 dBc @ 5 MHz SFDR Selectable input crossover threshold Low noise 4.3 nV/√Hz 1.6 pA/√Hz Low offset voltage: 900 µV max Low power: 6.5 mA/amplifier supply current **Disable mode** Wide supply range: 2.7 V to 12 V Known good die (KGD): these die are fully guaranteed to data sheet specifications

APPLICATIONS

Filters ADC drivers Level shifting Buffering Professional video Low voltage instrumentation

GENERAL DESCRIPTION

The AD8028-KGD-CHIP¹ is a high speed amplifier with rail-torail input and output that operates on low supply voltages and is optimized for high performance and wide dynamic signal range. The AD8028-KGD-CHIP has low noise (4.3 nV/ \sqrt{Hz} , 1.6 pA/ \sqrt{Hz}) and low distortion (120 dBc at 1 MHz). In applications that use a fraction of or the entire input dynamic range and require low distortion, the AD8028-KGD-CHIP is an ideal choice.

AD8028-KGD-CHIP

Many rail-to-rail input amplifiers have an input stage that switches from one differential pair to another as the input signal crosses a threshold voltage, which causes distortion. The AD8028-KGD-CHIP has a unique feature that allows the user to select the input crossover threshold voltage through the SELECT pin. This feature controls the voltage at which the complementary transistor input pairs switch. The AD8028-KGD-CHIP also has intrinsically low crossover distortion. With its wide supply voltage range (2.7 V to 12 V) and wide bandwidth (190 MHz), the AD8028-KGD-CHIP amplifier is designed to work in a variety of applications where speed and performance are needed on low supply voltages. The AD8028-KGD-CHIP has a disable mode that is controlled via the SELECT pin.

The AD8028-KGD-CHIP is rated to work over the industrial temperature range of -40° C to $+125^{\circ}$ C.

Additional application and technical information can be found in the AD8028 data sheet.

¹Protected by U.S. patent numbers 6,486,737B1; 6,518,842B1

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

1
1
1
2
3
6

ESD Caution
Pad Configuration and Function Descriptions7
Outline Dimensions8
Die Specifications and Assembly Recommendations8
Ordering Guide8

REVISION HISTORY

11/12—Rev. A to Rev. B	
Changed AD8028-KGD-CHIPS to	
AD8028-KGD-CHIP	Universal
Changes to Table 1	
Changes to Table 2	
Changes to Table 3	5

9/12—Rev. 0 to Rev. A

Changes to Table 1	3
Changes to Table 2	4
Changes to Table 3	5
Updated Outline Dimensions	8
Changes to Ordering Guide	8
e e	

7/12—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{S}}=\pm5$ V at T_{A} = 25°C, R_{L} = 1 k Ω to midsupply, G = 1, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Status ¹	Unit
DYNAMIC PERFORMANCE						
–3 dB Bandwidth	G = 1, V _{OUT} = 0.2 V p-p	138	190		GBD	MHz
	G = 1, V _{OUT} = 2 V p-p	20	32		GBD	MHz
Bandwidth for 0.1 dB Flatness	G = 2, V _{OUT} = 0.2 V p-p		16			MHz
Slew Rate	$G = +1$, $V_{OUT} = 2$ V step/ $G = -1$, $V_{OUT} = 2$ V step		90/100			V/µs
Settling Time to 0.1%	$G = 2$, $V_{OUT} = 2$ V step		35			ns
NOISE/DISTORTION PERFORMANCE						
Spurious-Free Dynamic Range (SFDR)	$f_{C} = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, \text{RF} = 24.9 \Omega$		120			dBc
	$f_C = 5 \text{ MHz}$, $V_{OUT} = 2 \text{ V p-p}$, $RF = 24.9 \Omega$		80			dBc
Input Voltage Noise	f = 100 kHz		4.3			nV/√Hz
Input Current Noise	f = 100 kHz		1.6			pA/√Hz
Differential Gain Error	NTSC, $G = 2$, $R_L = 150 \Omega$		0.1			%
Differential Phase Error	NTSC, $G = 2$, $R_L = 150 \Omega$		0.2			Degrees
Crosstalk, Output to Output	$G = 1, R_L = 100 \Omega, V_{OUT} = 2 V p-p, V_S = \pm 5 V @ 1 MHz$		-93			dB
DC PERFORMANCE						
Input Offset Voltage	SELECT = three-state or open, PNP active		200			μV
	SELECT = high NPN active		240			μV
Input Offset Voltage Drift	T _{MIN} to T _{MAX}		1.50			μV/°C
Input Bias Current	$V_{CM} = 0 V$, NPN active		4	6	Tested	μA
	T _{MIN} to T _{MAX}		4			μA
	$V_{CM} = 0 V$, PNP active		-8	-11	Tested	μA
	TMIN to T _{MAX}		-8			μA
Input Offset Current			±0.1	±0.9	Tested	μA
Open-Loop Gain	$V_{OUT} = \pm 2.5 V$		110			dB
INPUT CHARACTERISTICS						
Input Impedance			6			MΩ
Input Capacitance			2			pF
Input Common-Mode Voltage Range			-5.2 to 5.2			V
Common-Mode Rejection Ratio	$VCM = \pm 2.5 V$		110			dB
SELECT PIN						
Crossover Low, Selection Input Voltage	Three-state < $\pm 20 \mu$ A		-3.3 to +5			V
Crossover High, Selection Input Voltage			-3.9 to -3.3			V
Disable Input Voltage			–5 to –3.9			V
Disable Switching Speed	50% of input to <10% of final VOUT		980			ns
Enable Switching Speed			45			ns
OUTPUT CHARACTERISTICS						
Output Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = +6 V \text{ to } -6 V, G = -1$		40/45			ns
Output Voltage Swing		$-V_{s} + 0.20$	$+V_{s} - 0.06, -V_{s} + 0.06$	$+V_{s}$	Tested	V
Short-Circuit Output	Sinking and Sourcing		120			mA
Off Isolation	$V_{IN} = 0.2 \text{ V p-p}, f = 1 \text{ MHz}, \text{ SELECT} = \text{Iow}$		-49			dB
Capacitive Load Drive	30% overshoot		20			pF
POWER SUPPLY						
Operating Range		2.7		12		v
Quiescent Current/Amplifier			6.5	8.5	Tested	mA
Quiescent Current (Disabled)	SELECT = low					
+Vs			0.8	3	Tested	mA
Vs		-0.9	-0.6	-	Tested	mA
Power Supply Rejection Ratio	$V_{s} \pm 1 V$	0.5	110			dB
rower supply rejection ratio	N 7 7 1 N		110			ub

¹ GBD is guaranteed by design.

 V_{S} = 5 V at T_{A} = 25°C, R_{L} = 1 k Ω to midsupply, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Status ¹	Unit
DYNAMIC PERFORMANCE						
–3 dB Bandwidth	G = 1, V _{OUT} = 0.2 V p-p	131	185		GBD	MHz
	G = 1, V _{OUT} = 2 V p-p 18 28			GBD	MHz	
Bandwidth for 0.1 dB Flatness	G = 2, V _{OUT} = 0.2 V p-p		12			MHz
Slew Rate	$G = +1, V_{OUT} = 2 V \text{ step}/G = -1, V_{OUT} = 2 V$		85/100			V/µs
	step					
Settling Time to 0.1%	$G = 2$, $V_{OUT} = 2 V$ step		40			ns
NOISE/DISTORTION PERFORMANCE						
Spurious-Free Dynamic Range (SFDR)	$f_{C} = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, \text{RF} = 24.9 \Omega$		90			dBc
	$f_{C} = 5 \text{ MHz}, V_{OUT} = 2 \text{ V } p-p, \text{RF} = 24.9 \Omega$		64			dBc
Input Voltage Noise	f = 100 kHz		4.3			nV/√Hz
Input Current Noise	f = 100 kHz		1.6			pA/√Hz
Differential Gain Error	NTSC, $G = 2$, $R_L = 150 \Omega$		0.1			%
Differential Phase Error	NTSC, $G = 2$, $R_L = 150 \Omega$		0.2			Degrees
Crosstalk, Output to Output	$ G = 1, R_L = 100 \ \Omega, V_{OUT} = 2 \ V \ p \text{-} p, \\ V_S = \pm 5 \ V \ @ 1 \ MHz $		-92			dB
DC PERFORMANCE	-	<u> </u>				
Input Offset Voltage	SELECT = three-state or open, PNP		200	800	Tested	μV
	active					
	SELECT = high NPN active		240	900	Tested	μV
Input Offset Voltage Drift	T _{MIN} to T _{MAX}		2			μV/°C
Input Bias Current	$V_{CM} = 2.5 V$, NPN active		4			μΑ
	T _{MIN} to T _{MAX}		4			μΑ
	$V_{CM} = 2.5 V$, PNP active		-8			μΑ
	T _{MIN} to T _{MAX}		-8			μΑ
Input Offset Current			±0.1			μΑ
Open-Loop Gain	$V_{OUT} = 1 V \text{ to } 4 V$		105			dB
INPUT CHARACTERISTICS						
Input Impedance			6			MΩ
Input Capacitance			2			pF
Input Common-Mode Voltage Range			-0.2 to +5.2			V
Common-Mode Rejection Ratio	V _{CM} = 0 V to 2.5 V		105			dB
SELECT PIN						
Crossover Low, Selection Input Voltage	Three-state < $\pm 20 \ \mu$ A		1.7 to 5			V
Crossover High, Selection Input Voltage			1.1 to 1.7			V
Disable Input Voltage			0 to 1.1			V
Disable Switching Speed	50% of input to <10% of final V_{OUT}		1100			ns
Enable Switching Speed			50			ns
OUTPUT CHARACTERISTICS						
Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = -1$ V to +6 V, G = -1		50/50			ns
Output Voltage Swing	$R_L = 1 \ k\Omega$	-Vs + 0.12	+VS - 0.04, -Vs + 0.04	+Vs	Tested	v
Off Isolation	$V_{IN} = 0.2 V p-p, f = 1 MHz, SELECT = Iow$		-49			dB
Short-Circuit Current	Sinking and sourcing		105			mA
Capacitive Load Drive	30% overshoot		20			pF
POWER SUPPLY						
Operating Range		2.7		12	GBD	V
Quiescent Current/Amplifier			6			mA
Quiescent Current (Disabled)	SELECT = low		320			μΑ
Power Supply Rejection Ratio	$V_{s} \pm 1 V$		105			dB

¹ GBD is guaranteed by design.

 V_{S} = 3 V at T_{A} = 25°C, R_{L} = 1 k Ω to midsupply, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Min	Тур	Max	Status ¹	Unit
DYNAMIC PERFORMANCE						
–3 dB Bandwidth	$G = 1, V_{OUT} = 0.2 V p - p$	125	180		GBD	MHz
	$G = 1$, $V_{OUT} = 2 V p - p$	19	29		GBD	MHz
Bandwidth for 0.1 dB Flatness	$G = 2, V_{OUT} = 0.2 V p - p$		10			MHz
Slew Rate	$G = +1$, $V_{OUT} = 2V$ step/ $G = -1$, $V_{OUT} = 2V$		73/100			V/µs
	step					•
Settling Time to 0.1%	$G = 2$, $V_{OUT} = 2 V$ step		48			ns
NOISE/DISTORTION PERFORMANCE						
Spurious-Free Dynamic Range (SFDR)	$f_{C} = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{F} = 24.9 \Omega$		85			dBc
	$f_{C} = 5 \text{ MHz}, V_{OUT} = 2 \text{ V } p-p, R_{F} = 24.9 \Omega$		64			dBc
Input Voltage Noise	f = 100 kHz		4.3			nV/√Hz
Input Current Noise	f = 100 kHz		1.6			pA/√Hz
Differential Gain Error	NTSC, $G = 2$, $R_L = 150 \Omega$		0.15			%
Differential Phase Error	NTSC, $G = 2$, $R_L = 150 \Omega$		0.20			Degrees
Crosstalk, Output to Output	$G = 1, R_L = 100 \Omega, V_{OUT} = 2 V p - p, V_S = 3 V$		-89			dB
DC PERFORMANCE	@ 1 MHz					<u> </u>
			200			
Input Offset Voltage	SELECT = three-state or open, PNP active		200			μV
	SELECT = high NPN active		240			μV
Input Offset Voltage Drift	T _{MIN} to T _{MAX}		240			μν μV/°C
Input Bias Current	$V_{CM} = 1.5 V$, NPN active		4			μν/ C μΑ
input bias current	T _{MIN} to T _{MAX}		4			•
	$V_{CM} = 1.5 V$, PNP active		4 -8			μΑ μΑ
	T _{MIN} to T _{MAX}		-8 -8			μΑ μΑ
Input Offset Current			-8 ±0.1			μΑ μΑ
Open-Loop Gain	$V_{OUT} = 1 V \text{ to } 2 V$		±0.1 100			dB
INPUT CHARACTERISTICS	V001 - 1 V to 2 V		100			UD
Input Impedance			6			MΩ
Input Capacitance			2			
	$R_{I} = 1 k\Omega$		2 -0.2 to +3.2			pF V
Input Common-Mode Voltage Range	-		-0.2 t0 +3.2 100			v dB
Common-Mode Rejection Ratio SELECT PIN	V _{CM} = 0 V to 1.5 V		100			UD
			1740 2			v
Crossover Low, Selection Input Voltage	Three-state $< \pm 20 \mu$ A		1.7 to 3			v
Crossover High, Selection Input	Three-state < ±20 µA		1.1 to 1.7			v
Voltage			1.1 to 1.7			v
Disable Input Voltage			0 to 1.1			v
Disable Switching Speed	50% of input to <10% of final V_{OUT}		1150			ns
Enable Switching Speed			50			ns
			50			115
Output Overdrive Recovery Time	$V_{IN} = -1$ V to +4 V, G = -1		55/55			ns
(Rising/Falling Edge)	$v_{\rm IN} = -1$ v to $1 + v$, $0 = -1$		55755			115
Output Voltage Swing	$R_L = 1 k\Omega$	$-V_{s} + 0.09$	+V _s - 0.03,	+Vs	Tested	v
e alpar i enage e mig			$-V_{s} + 0.03$,	. ested	-
Short-Circuit Current	Sinking and sourcing		72			mA
Off Isolation	$V_{IN} = 0.2 V p - p, f = 1 MHz, SELECT =$		-49			dB
	low					
Capacitive Load Drive	30% overshoot		20			рF
POWER SUPPLY						
Operating Range		2.7		12	GBD	v
Quiescent Current/Amplifier			6.0			mA
Quiescent Current (Disabled)	SELECT = low		300			μA
Power Supply Rejection Ratio	$V_{s} \pm 1 V$		100		1	dB

¹ GBD is guaranteed by design.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	12.6 V
Common-Mode Input Voltage	$\pm V_{S} \pm 0.5 V$
Differential Input Voltage	±1.8 V
Storage Temperature	–65°C to +125°C
Operating Temperature Range	–40°C to +125°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PAD CONFIGURATION AND FUNCTION DESCRIPTIONS





Figure 1.Pad Configuration

Table 5. Pad Function Descriptions

Pad No.	X-Axis	Y-Axis	Mnemonic	Description
1	-326	+491	Vouta	Output A.
2	-547	-212	–IN A	Inverting Input A.
3	-590	-346	+IN A	Noninverting Input A.
4	-592	-490	-Vs	Negative Supply.
5	-286	-492	Disable Control/Select A	Disable Control/Select Mode A.
6	+325	-489	Disable Control/Select B	Disable Control/Select Mode B.
7	+593	-490	+IN B	Noninverting Input B.
8	+596	-350	–IN B	Inverting Input B
9	+324	+491	VOUTB	Output B.
10	+86	+492	+Vs	Positive Supply.

OUTLINE DIMENSIONS



DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 6. Typical Die Specifications

Parameter	Value	Unit
Chip Size	1420 × 1290	μm
Scribe Line Width	75	μm
Die Size	55.7 × 47.4	Mil
Thickness	305	μm
Bond Pads (Min Size)	76 × 76	μm
Bond Pad Composition	1% Copper Doped Aluminum	%
Backside	Si	Not Applicable
Passivation	Doped oxide/SiN	Not Applicable
ESD	HBM 2000	V

Table 7. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	Ablestik 84-1LMIS R4
Bonding Method	1 mil gold

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD8028-KGD-CHIP	–40°C to +125°C	10-Pad Bare Die	C-10-3

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10787-0-11/12(B)

