## K Band Downconverter with Integrated Fractional-N PLL and VCO

## Data Sheet

## FEATURES

RF front end with integrated RF balun and LNA
Double balanced, active mixer with high dynamic range IF amplifier
Fractional-N synthesizer with low phase noise, multicore VCO
5 V supply operation with integrated LDO regulators
Output P1dB: 7 dBm
Output IP3: 16 dBm
Conversion gain: $\mathbf{3 6 ~ d B}$

## Noise figure: 7 dB

RF input frequency range: 16.95 GHz to 22.05 GHz
Internal LO frequency range: 16.75 GHz to 21.15 GHz
IF frequency range: 900 MHz to 2500 MHz
Single-ended $50 \Omega$ input impedance and $75 \Omega$ IF output impedance
Programmable via 4-wire SPI
32-lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP

## APPLICATIONS

## Satellite communication

Point to point microwave communication

## GENERAL DESCRIPTION

The ADMV4420 is a highly integrated, double balanced, active mixer with an integrated fractional-N synthesizer, ideally suited for next generation $K$ band satellite communications.

The RF front end consists of an integrated RF balun and low noise amplifier (LNA) for an optimal, 7 dB , single-sideband noise figure while minimizing external components. Additionally, the high dynamic range IF output amplifier provides a nominal conversion gain of 36 dB .

An integrated low phase noise, fractional-N, phase-locked loop (PLL) with a multicore voltage controlled oscillator (VCO) and internal $2 \times$ multiplier generate the necessary on-chip LO signal for the double balanced mixer, eliminating the need for external frequency synthesis. The multicore VCO uses an internal autocalibration routine that allows the PLL to select the necessary settings and lock in approximately $400 \mu \mathrm{~s}$.
The reference input to the PLL employs a differentially excited 50 MHz crystal oscillator. Alternatively, the reference input can be driven by an external, singled-ended, 50 MHz source. The phase frequency detector (PFD) comparison frequency of the PLL operates up to 50 MHz .

The ADMV4420 is fabricated on a silicon germanium (SiGe), bipolar complementary metal-oxide semiconductor (BiCMOS) process, and is available in a 32-lead, RoHS compliant, $5 \mathrm{~mm} \times$ 5 mm LFCSP package with an exposed pad. The device is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range on a 5 V power supply.

O2018 Analog Devices, Inc. All rights reserved. www.analog.com

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
General Description .....  1
Revision History .....  3
Functional Block Diagram .....  4
Specifications ..... 5
Absolute Maximum Ratings .....  6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Interface Schematics ..... 8
Typical Performance Characteristics .....  9
IF $=900 \mathrm{MHz}$, Low-Side Injection LO Performance ..... 9
IF $=900 \mathrm{MHz}$, High-Side Injection LO Performance ..... 11
IF $=1700 \mathrm{MHz}$, Low-Side Injection LO Performance ..... 13
IF $=1700 \mathrm{MHz}$, High-Side Injection LO Performance ..... 15
IF $=2500 \mathrm{MHz}$, Low-Side Injection LO Performance ..... 17
IF $=2500 \mathrm{MHz}$, High-Side Injection LO Performance ..... 19
LO $=16.75 \mathrm{GHz}$, Low-Side Injection Performance ..... 21
LO $=16.75 \mathrm{GHz}$, High-Side Injection Performance ..... 23
LO $=18.95 \mathrm{GHz}$, Low-Side Injection Performance ..... 25
LO $=18.95 \mathrm{GHz}$, High-Side Injection Performance ..... 27
LO $=21.15 \mathrm{GHz}$, Low-Side Injection Performance ..... 29
LO $=21.15 \mathrm{GHz}$, High-Side Injection Performance ..... 31
Phase Noise Performance ..... 33
Return Loss and Isolation ..... 34
Spurious and Harmonics Performance ..... 35
Theory of Operation ..... 36
Reference Input Stage. ..... 36
Reference Doubler, R Counter, and RDIV2 ..... 36
N Counter ..... 37
INT, FRAC, MOD, and Reference Path Relationship. ..... 37
Integer-N Mode ..... 37
Phase Frequency Detector and Charge Pump ..... 37
Loop Filter ..... 38
CP Current Setup ..... 38
Bleed Current (CP_BLEED) setup ..... 38
MUXOUT ..... 38
Digital Lock Detect ..... 39
Enables ..... 39
IF Output-External Inductor/Biasing ..... 39
SPI Configuration ..... 39
VCO Autocalibration and Automatic Level Control ..... 39
Programming Sequence ..... 39
Control Registers ..... 40
Register Details ..... 41
Address 0x000, Reset: 0x00, Name: ADI_SPI_CONFIG_1.. 41
Address 0x001, Reset: 0x00, Name: ADI_SPI_CONFIG_2.. 42
Address 0x003, Reset: 0x01, Name: CHIPTYPE ..... 43
Address 0x004, Reset: 0x03, Name: PRODUCT_ID_L ..... 43
Address 0x005, Reset: 0x00, Name: PRODUCT_ID_H ..... 43
Address 0x00A, Reset: 0x00, Name: SCRATCHPAD ..... 43
Address 0x00B, Reset: 0x00, Name: SPI_REV ..... 43
Address 0x103, Reset: 0x6F, Name: ENABLES. ..... 44
Address 0x108, Reset: 0x05, Name: SDO_LEVEL ..... 44
Address 0x200, Reset: 0xA7, Name: INT_L ..... 45
Address 0x201, Reset: 0x00, Name: INT_H ..... 45
Address 0x202, Reset: 0x02, Name: FRAC_L ..... 45
Address 0x203, Reset: 0x00, Name: FRAC_M ..... 45
Address 0x204, Reset: 0x00, Name: FRAC_H ..... 45
Address 0x208, Reset: 0x04, Name: MOD_L ..... 46
Address 0x209, Reset: 0x00, Name: MOD_M ..... 46
Address 0x20A, Reset: 0x00, Name: MOD_H ..... 46
Address 0x20C, Reset: 0x01, Name: R_DIV_L ..... 47
Address 0x20D, Reset: 0x00, Name: R_DIV_H ..... 47
Address 0x20E, Reset: 0x00, Name: REFERENCE ..... 47
Address 0x211, Reset: 0x00, Name: VCO_DATA_READBACK1 ..... 48
Address 0x212, Reset: 0x00, Name: VCO_DATA_READBACK2 ..... 48
Address 0x213, Reset: 0x01, Name: PLL_MUX_SEL ..... 49
Address 0x214, Reset: 0x98, Name: LOCK_DETECT ..... 49
Address 0x215, Reset: 0x00, Name: VCO_BAND_SELECT 50
Address 0x216, Reset: 0x00, Name: VCO_ALC_TIMEOUT50
Address 0x217, Reset: 0x01, Name: VCO_MANUAL ..... 50
Address 0x219, Reset: 0x13, Name: ALC ..... 50
Address 0x21C, Reset: 0x90, Name: VCO_TIMEOUT1 ..... 51
Address 0x21D, Reset: 0x01, Name: VCO_TIMEOUT2 ..... 51
Address 0x21E, Reset: 0x4B, Name: VCO_BAND_DIV ..... 51
Address 0x21F, Reset: 0x18, Name:VCO_READBACK_SEL51

Address 0x226, Reset: 0x02, Name: AUTOCAL..................... 52
Address 0x22C, Reset: 0x07, Name: CP_STATE .................... 53
Address 0x22D, Reset: 0x01, Name: CP_BLEED_EN............ 53
Address 0x22E, Reset: 0x03, Name: CP_CURRENT ............. 53
Address 0x22F, Reset: 0x0C, Name: CP_BLEED .................... 53

Applications Information........................................................... 54
Evaluation Board..................................................................... 54
Outline Dimensions.................................................................... 59
Ordering Guide ...................................................................... 59

## REVISION HISTORY

10/2018-Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## SPECIFICATIONS

 $V_{\text {vpost_IF }}=5 \mathrm{~V}, \mathrm{RF}$ input power $=-40 \mathrm{dBm}$, and PLL loop filter bandwidth $=60 \mathrm{kHz}$ with $45^{\circ}$ of phase margin, unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF INPUT <br> Frequency Range Input Return Loss Input Impedance | 16.95 | $\begin{aligned} & -8.5 \\ & 50 \end{aligned}$ | 22.05 | $\begin{aligned} & \mathrm{GHz} \\ & \mathrm{~dB} \\ & \Omega \end{aligned}$ | Single-ended |
| LOCAL OSCILLATOR (LO) INTERNAL FREQUENCY RANGE | 16.75 |  | 21.15 | GHz |  |
| VCO <br> Frequency Range Tuning Sensitivity (kyco) VTUNE | $\begin{aligned} & 8.375 \\ & 0 \end{aligned}$ | $50$ | $10.575$ <br> 3 | GHz <br> MHz/V <br> V | Calculated with fvco/VTUNE |
| IF OUTPUT <br> IF Frequency Range <br> Conversion Gain <br> Output 1 dB Compression Point (Output P1dB) <br> Output Third-Order Intercept (Output IP3) <br> Noise Figure <br> Gain Flatness <br> Output Impedance <br> Output Return Loss | $\begin{aligned} & 900 \\ & 26 \end{aligned}$ | 36 <br> 7 <br> 16 <br> 7 <br> $\pm 1$ <br> $\pm 2$ <br> 75 <br> $-6.5$ | $2500$ | MHz <br> dB <br> dBm <br> dBm <br> dB <br> dB <br> dB <br> $\Omega$ <br> dB | For entire IF and RF frequency range <br> Single sideband with appropriate filtering <br> Across any 250 MHz bandwidth for an IF of 900 MHz to 2000 MHz <br> Across any 250 MHz bandwidth for an IF of 2000 MHz to 2500 MHz <br> Single-ended |
| SUPPLY VOLTAGE <br> Vvpos1_Vco, Vypos__pll, Vypos3_cp, Vvpos4_IF | 4.75 | 5.00 | 5.25 | V |  |
| TOTAL POWER CONSUMPTION <br> Active Mode <br> Sleep Mode |  | $\begin{aligned} & 1900 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ | All blocks powered down |
| EXTERNAL PLL REFERENCE <br> Frequency <br> Amplitude | 0.3 |  | 2.5 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} \mathrm{p}-\mathrm{p} \end{aligned}$ | Single-ended input, high impedance |
| CRYSTAL REFERENCE Crystal Frequency Capacitance |  | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ |  | MHz pF | Fundamental mode |
| PHASE FREQUENCY DETECTOR (PFD) FREQUENCY |  | 50 |  | MHz | Compare frequency |
| REFERENCE SPURS |  | -70 |  | dBm |  |
| FREQUENCY SETTLING |  | 400 |  | $\mu \mathrm{s}$ | After frequency change programmed; within 50 kHz resolution |
| CLOSED-LOOP PHASE NOISE |  | $\begin{aligned} & -80 \\ & -85 \\ & -116 \\ & -125 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | ```LO frequency \(=16.75 \mathrm{GHz}\) to 21.15 GHz 10 kHz offset 100 kHz offset 1 MHz offset 10 MHz offset``` |
| ```LOGIC (ENBLO, ENBL1, SDO, SDI, SCLK, (SS) Logic Low Logic High``` | $\begin{aligned} & -0.3 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :---: | :---: |
| Supply Voltage (Vvposi_Vco, Vvpos2_pLL, Vvpos3_cp, and Vvpos4_IF | 5.5 V |
| Digital Input/Output Signal (SCLK, SDI, SDO, $\overline{C S}, ~ E N B L 1$, and ENBLO) | 3.6 V |
| RFIN | 0 dBm |
| Source and Sink Current (MUXOUT) | $300 \mu \mathrm{~A}$ |
| Maximum Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Peak Reflow Temperature | $260^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (ESD) Sensitivity Human Body Model (HBM) |  |
|  | $500 \mathrm{~V}^{1}$ |
|  | $2000 \mathrm{~V}^{2}$ |
|  | $1500 \mathrm{~V}^{3}$ |
| Field Induced Charged Device Model (FICDM) ${ }^{1}$ | 500 V |

${ }^{1}$ Applies to all pins of the ADMV4420.
${ }^{2}$ Applies to all pins except the MUXOUT, ENBLO, ENBL1, SDO, SDI, SCLK, and $\overline{C S}$ pins.
${ }^{3}$ Applies to the MUXOUT, ENBLO, ENBL1, SDO, SDI, SCLK, and $\overline{C S}$ pins.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


Figure 2. Pb-Free Reflow Solder Profile

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction to ambient measured in a one cubic foot sealed enclosure. $\theta_{\mathrm{J}}$ is the junction to case thermal resistance.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J 1}}{ }^{1}$ | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{1}$ | Unit |
| :--- | :--- | :--- | :--- |
| $C P-32-12$ | 7.25 | 39.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ The $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{JC}}$ values are determined by measuring the thermally designed PCB with a heat sink.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE CONNECTED TO GND. 盗

Figure 3. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{gathered} 1,2,3,5,6 \\ 16,17,18 \\ 23,31 \end{gathered}$ | GND | Ground. Connect these pins and package bottom to RF and dc ground. See Figure 4 for the GND interface schematic. |
| 4 | RFIN | RF Input Pin. This pin has a50 $\Omega$ input impedance. |
| 7,8 | DECL1_VCO1, <br> DECL2_VCO2 | LDO Regulator Decoupling Pin. Place a $10 \mu \mathrm{~F}$ capacitor close to this pin. |
| 9 | VPOS1_VCO | 5 V Power Supply Pin. Place $0.1 \mu \mathrm{~F}$ and 100 pF decoupling capacitors close to this pin. |
| 10, 11, 32 | DECL3_PLL, <br> DECL4_SDM, <br> DECL5_RF | LDO Decoupling Pin. Place a $10 \mu \mathrm{~F}$ capacitor close to this pin. |
| 12 | VPOS2_PLL | 5 V Power Supply. Place the $0.1 \mu \mathrm{~F}$ and 100 pF decoupling capacitor close to this pin. |
| 13 | XTAL2/NC | Crystal Input or No Connect. When using an external crystal, place the crystal between the REF/XTAL1 and XTAL2/DNC pins. When an external reference input signal is applied through the REF/XTAL1 pin, this pin is used as a No Connect pin. Connect this pin to ground with a 1 nF capacitor (ac ground) when an external reference input signal is applied through the REF/XTAL1 pin. |
| 14 | REF/XTAL1 | External Reference Input or Crystal Input. When using an external crystal, place the crystal between the XTAL1 and XTAL2 pins. When using as external reference input, apply an external reference signal to this pin with a $0.01 \mu \mathrm{~F}$, dc blocking capacitor. Refer to Figure 121 for the external reference input configuration. This pin is internally biased to 1.65 V . |
| 15 | MUXOUT | PLL Multiplexer Output. |
| 19 | ENBLO | Device Enable 0. For nominal operation, keep this pin tied to 3.3 V . |
| 20 | ENBL1 | Device Enable 1. For nominal operation, keep this pin tied to 3.3 V |
| 21 | VPOS3_CP | 5 V Power Supply. Place the $0.1 \mu \mathrm{~F}$ and 100 pF decoupling capacitor close to this pin. |
| 22 | CPOUT | Synthesizer Charge Pump Output. Connect this pin to VTUNE (Pin 28) through the loop filter |
| 24 | SDO | Serial Peripheral Interface (SPI) Data Output. 3.3 V logic. |
| 25 | SDI | SPI Data Input. 3.3 V logic. |
| 26 | SCLK | SPI Clock. 3.3 V logic. |
| 27 | $\overline{C S}$ | SPI Chip Select. 3.3 V logic. Active low. |
| 28 | VTUNE | VCO Tuning Voltage. This pin is driven by the output of the loop filter. |
| 29 | VPOS4_IF | 5 V Power Supply. Place $0.1 \mu \mathrm{~F}$ and 100 pF decoupling capacitors close to this pin. |
| 30 | IFOUT | IF Output. This pin has a $75 \Omega$ output impedance. The output stage of the IF amplifier is an open-collector configuration and requires a dc bias of 5 V . Use a bias choke inductor. See the IF Output-External Inductor/Biasing section for more details. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to GND. |

## ADMV4420

## INTERFACE SCHEMATICS


Figure 4. GND Interface Schematic


Figure 5. DECL1_VCO1,DECL2_VCO2,DECL3_PLL,DECL4_SDM, and DECL5_RF Interface Schematic


Figure 6. RFIN Interface Schematic


Figure 7. VPOS1_VCO, VPOS2_PLL, VPOS3_CP, and VPOS4_IF Interface Schematic


Figure 8. XTAL2/NC and REF/XTAL 1 Interface Schematic


Figure 9. MUXOUT Interface Schematic


Figure 10. ENBLO and ENBL1 Interface Schematic


Figure 11. CPOUT Interface Schematic


Figure 12. SDO Interface Schematic


Figure 13. SDI, SCLK, and $\overline{C S}$ Interface Schematic


Figure 14. VTUNE Interface Schematic


Figure 15. IFOUT Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS

A 0 dBm external reference at 50 MHz is used with $\mathrm{V}_{\text {Vposi_Vco }}=\mathrm{V}_{\text {Vpos__pll }}=\mathrm{V}_{\text {VPos3_CP }}=\mathrm{V}_{\text {Vpos4_IF }}=5 \mathrm{~V}$, RF input power $=-40 \mathrm{dBm}$, and the PLL loop filter bandwidth $=60 \mathrm{kHz}$ with $45^{\circ}$ of phase margin, unless otherwise noted.

## IF = 900 MHz, LOW-SIDE INJECTION LO PERFORMANCE

RF minimum and maximum frequencies are limited by the minimum LO frequency ( 16.75 MHz ) and maximum LO frequency ( 21.15 GHz ).


Figure 16. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 17. Noise Figure vs. RF Frequency at Various Temperatures


Figure 18. Conversion Gain vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 19. Noise Figure vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 20. Output IP3 vs. RF Frequency at Various Temperatures


Figure 21. Output P1dB vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 22. Output IP3 vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 23. Output P1dB vs. RF Frequency at Various Temperatures

## IF = 900 MHz , HIGH-SIDE INJECTION LO PERFORMANCE

The RF minimum frequency is limited at 16.95 GHz for optimal performance and the RF maximum frequency is limited at the maximum LO frequency ( 21.15 GHz ).


Figure 24. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 25. Noise Figure vs. RF Frequency at Various Temperatures


Figure 26. Output P1dB vs. RF Frequency at Various Temperatures


Figure 27. Conversion Gain vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 28. Noise Figure vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 29. Output P1dB vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 30. Output IP3 vs. RF Frequency at Various Temperatures


Figure 31. Output IP3 vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## IF = $\mathbf{1 7 0 0} \mathbf{~ M H z}$, LOW-SIDE INJECTION LO PERFORMANCE

The RF minimum frequency is limited at the minimum LO frequency $(16.75 \mathrm{GHz})$ and the RF maximum frequency is limited at 22.05 GHz for optimal performance.


Figure 32. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 33. Noise Figure vs. RF Frequency at Various Temperatures


Figure 34. Output P1dB vs. RF Frequency at Various Temperatures


Figure 35. Conversion Gain vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 36. Noise Figure vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 37. Output P1dB vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 38. Output IP3 vs. RF Frequency at Various Temperatures


Figure 39. Output IP3 vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## IF = 1700 MHz, HIGH-SIDE INJECTION LO PERFORMANCE

The RF minimum frequency is limited at 16.95 GHz for optimum performance and the RF maximum frequency is limited at the maximum LO frequency ( 21.15 GHz ).


Figure 40. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 41. Noise Figure vs. RF Frequency at Various Temperatures


Figure 42. Output P1dB vs. RF Frequency at Various Temperatures


Figure 43. Conversion Gain vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 44. Noise Figure vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 45. Output P1dB vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 46. Output IP3 vs. RF Frequency at Various Temperatures


Figure 47. Output IP3 vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## IF $=\mathbf{2 5 0 0} \mathbf{~ M H z}$, LOW-SIDE INJECTION LO PERFORMANCE

In this configuration, the RF minimum frequency is limited at the minimum LO frequency ( 16.75 GHz ) and the RF maximum frequency is limited at 22.05 GHz for optimal performance.


Figure 48. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 49. Noise Figure vs. RF Frequency at Various Temperatures


Figure 50. Output P1dB vs. RF Frequency at Various Temperatures


Figure 51. Conversion Gain vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 52. Noise Figure vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 53. Output P1dB vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 54. Output IP3 vs. RF Frequency at Various Temperatures


Figure 55. Output IP3 vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## IF = $\mathbf{2 5 0 0} \mathbf{~ M H z}$, HIGH-SIDE INJECTION LO PERFORMANCE

The RF minimum frequency is limited at 16.95 GHz for optimal performance and the RF maximum frequency is limited at the maximum LO frequency ( 21.15 GHz ).


Figure 56. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 57. Noise Figure vs. RF Frequency at Various Temperatures


Figure 58. Output P1dB vs. RF Frequency at Various Temperatures


Figure 59. Conversion Gain vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 60. Noise Figure vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 61. Output P1dB vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 62. Output IP3 vs. RF Frequency at Various Temperatures


Figure 63. Output IP3 vs. RF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

LO = 16.75 GHZ, LOW-SIDE INJECTION PERFORMANCE


Figure 64. Conversion Gain vs. IF Frequency at Various Temperatures


Figure 65. Noise Figure vs. IF Frequency at Various Temperatures


Figure 66. Output P1dB vs. IF Frequency at Various Temperatures


Figure 67. Conversion Gain vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 68. Noise Figure vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 69. Output P1dB vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 70. Output IP3 vs. IF Frequency at Various Temperatures


Figure 71. Output IP3 vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

LO = 16.75 GHZ, HIGH-SIDE INJECTION PERFORMANCE


Figure 72. Conversion Gain vs. IF Frequency at Various Temperatures


Figure 73. Noise Figure vs. IF Frequency at Various Temperatures


Figure 74. Output P1dB vs. IF Frequency at Various Temperatures


Figure 75. Conversion Gain vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 76. Noise Figure vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 77. Output P1dB vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 78. Output IP3 vs. IF Frequency at Various Temperatures


Figure 79. Output IP3 vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## LO = 18.95 GHZ, LOW-SIDE INJECTION PERFORMANCE



Figure 80. Conversion Gain vs. IF Frequency at Various Temperatures


Figure 81. Noise Figure vs. IF Frequency at Various Temperatures


Figure 82. Output P1dB vs. IF Frequency at Various Temperatures


Figure 83. Conversion Gain vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 84. Noise Figure vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 85. Output P1dB vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 86. Output IP3 vs. IF Frequency at Various Temperatures


Figure 87. Output IP3 vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## LO = 18.95 GHZ, HIGH-SIDE INJECTION PERFORMANCE



Figure 88. Conversion Gain vs. IF Frequency at Various Temperatures


Figure 89. Noise Figure vs. IF Frequency at Various Temperatures


Figure 90. Output P1dB vs. IF Frequency at Various Temperatures


Figure 91. Conversion Gain vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 92. Noise Figure vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 93. Output P1dB vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 94. Output IP3 vs. IF Frequency at Various Temperatures


Figure 95. Output IP3 vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## LO = 21.15 GHZ, LOW-SIDE INJECTION PERFORMANCE



Figure 96. Conversion Gain vs. IF Frequency at Various Temperatures


Figure 97. Noise Figure vs. IF Frequency at Various Temperatures


Figure 98. Output P1dB vs. IF Frequency at Various Temperatures


Figure 99. Conversion Gain vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 100. Noise Figure vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 101. Output P1dB vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 102. Output IP3 vs. IF Frequency at Various Temperatures


Figure 103. Output IP3 vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## LO = 21.15 GHz, HIGH-SIDE INJECTION PERFORMANCE



Figure 104. Conversion Gain vs. IF Frequency at Various Temperatures


Figure 105. Noise Figure vs. IF Frequency at Various Temperatures


Figure 106. Output P1dB vs. IF Frequency at Various Temperatures


Figure 107. Conversion Gain vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 108. Noise Figure vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 109. Output P1dB vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$


Figure 110. Output IP3 vs. IF Frequency at Various Temperatures


Figure 111. Output IP3 vs. IF Frequency at Various Supply Voltages, $T_{A}=25^{\circ} \mathrm{C}$

## PHASE NOISE PERFORMANCE



Figure 112. Closed-Loop Phase Noise vs. Offset Frequency at Various Temperatures, IF $=900 \mathrm{MHz}$, Low-Side Injection LO $=18.95 \mathrm{GHz}$


Figure 113. Closed-Loop Phase Noise vs. Offset Frequency at Various Temperatures, IF = 900 MHz , High-Side Injection $L O=18.95 \mathrm{GHz}$


Figure 114. Closed-Loop Phase Noise vs. Offset Frequency at Various LO Frequencies, $T_{A}=25^{\circ} \mathrm{C} \mathrm{GHz}$


Figure 115. Free Running Phase Noise vs. Offset Frequency at Various VCO Frequencies, $T_{A}=25^{\circ} \mathrm{C}$

## RETURN LOSS AND ISOLATION



Figure 116. RF Return Loss vs. Frequency at Various Temperatures, $L O=18.95 \mathrm{GHz}$


Figure 117. IF Return Loss vs. Frequency at Various Temperatures, $L O=18.95$ GHz, Based on $75 \Omega$ Output System


Figure 118. LO to RF Leakage vs. LO Frequency at Various Temperatures for Low-Side Injection LO, IF = 900 MHz


Figure 119. LO to IF Leakage vs. LO Frequency at Various Temperatures for Low-Side Injection LO, IF = 900 MHz


Figure 120. RF to IF Leakage vs. RF Frequency at Various Temperatures for $L O=21.15 \mathrm{GHz}$

## SPURIOUS AND HARMONICS PERFORMANCE

## LO Harmonics

All values are in dBm and are measured at the IF output. Trace and connector losses are de-embedded.

Table 5. LO Harmonics at IF Output

| LO Frequency (GHz) | LO Harmonics (dBm) |  |  |  |  |  | $\mathbf{0 . 2 5}$ | $\mathbf{0 . 5}$ | $\mathbf{1}$ | $\mathbf{1 . 5}$ | $\mathbf{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | -110 | -49 | -58 | -71 | -66 |  |  |  |  |  |  |
|  | -113 | -41 | -45 | -63 | -62 |  |  |  |  |  |  |
| 21.15 | -111 | -34 | -58 | -85 | -69 |  |  |  |  |  |  |

## Reference Input (REFIN) Harmonics

All values are in dBm and measured at the IF output. Trace and connector losses are de-embedded. Reference frequency is at 50 MHz .

Table 6. REFIN Harmonics at the IF Output

| REFIN <br> Frequency <br> (MHz) | REFIN Harmonics (dBm) |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ |
| 50 | -78 | -46 | -60 | -47 | -57 | -56 | -61 | -59 |

## IF Harmonics

All values are in dBm and are measured at the IF output. Trace and connector losses are de-embedded. The downconverted IF frequency is at 900 MHz .

Table 7. IF Harmonics at the IF Output

| IF Frequency (MHz) | IF Harmonics (dBm) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |
| 900 | -7 | -42 | -58 | -89 | -90 |

## Downconverter Spurious Outputs

Mixer spurious products are measured in dBc from the IF output power level, unless otherwise specified. Trace and connector losses are de-embedded. N/A means not applicable.
$\mathrm{RF}=19.85 \mathrm{GHz}, \mathrm{LO}=18.95 \mathrm{GHz}, \mathrm{IF}=0.9 \mathrm{GHz}, \mathrm{RF}$ power $=$ -40 dBm . Spur frequencies are the absolute value of $(\mathrm{M} \times \mathrm{RF})+$ ( $\mathrm{N} \times \mathrm{LO} / 2$ )

|  |  | $\mathbf{N} \times$ LO |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |  |
| $\mathbf{M} \times \mathbf{R F}$ | $\mathbf{- 2}$ | -95 | -99 | -101 | -91 | -37 |  |
|  | $\mathbf{- 1}$ | -78 | -77 | 0 | -81 | -90 |  |
|  | $\mathbf{0}$ | $\mathrm{~N} / \mathrm{A}$ | -46 | -50 | -65 | -56 |  |
|  | $\mathbf{+ 1}$ | -78 | -98 | -80 | -88 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{+ 2}$ | -95 | -88 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |

$\mathrm{RF}=18.05 \mathrm{GHz}, \mathrm{LO}=18.95 \mathrm{GHz}, \mathrm{IF}=0.9 \mathrm{GHz}, \mathrm{RF}$ power $=$ -40 dBm . Spur frequencies are the absolute value of $(\mathrm{M} \times \mathrm{RF})+$ ( $\mathrm{N} \times \mathrm{LO} / 2$ ).

|  |  | $\mathbf{N} \times \mathbf{L O}$ |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |  |
| $\mathbf{M} \times \mathbf{R F}$ | $\mathbf{- 2}$ | -77 | -70 | 0 | -82 | -87 |  |
|  | $\mathbf{- 1}$ | -95 | -98 | -103 | -96 | -41 |  |
|  | $\mathbf{0}$ | $\mathrm{~N} / \mathrm{A}$ | -45 | -49 | -64 | -55 |  |
|  | $\mathbf{+ 1}$ | -77 | -98 | -93 | -89 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{+ 2}$ | -95 | -89 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |

## THEORY OF OPERATION

## REFERENCE INPUT STAGE

The reference input stage is shown in Figure 121 and employs a differentially excited, 50 MHz crystal oscillator. Alternatively, the reference input can be driven by an external singled-ended 50 MHz source. Use the REF_IN_MODE bit (Register 0x20E, Bit 1) to select the input configuration. To select crystal oscillator mode, set this bit to 0 to close the SW1 switch and open the SW2 switch. To select single-ended mode, set this bit to 1 to close the SW2 switch and open the SW1 switch.

The selection of a crystal oscillator must be such that the electrical series resistance (ESR) and the load capacitance are well defined. For worst case demonstration purposes, the crystal oscillator selected for the evaluation board uses a maximum ESR of $100 \Omega$. To ensure the crystal oscillation startup over all temperature and process variations, a maximum ESR of $40 \Omega$ is recommended. The nominal crystal load capacitance $\left(\mathrm{C}_{\text {LOAD }}\right)=10 \mathrm{pF}$, which is computed from series combination of the C5 and C6 capacitors. It is recommended to keep $C_{\text {LOAD }}$ between 8 pF and 12 pF . Additionally, ensure that C 21 is not installed for crystal oscillator mode, as this can impact capacitive loading on the crystal, which can in turn prevent the oscillation from starting up.

## REFERENCE DOUBLER, R COUNTER, AND RDIV2

Following the reference input stage as shown in Figure 121, there is an internal reference multiply by 2 block ( $\times 2$ doubler) that allows generation of higher phase frequency detector frequencies ( $\mathrm{f}_{\mathrm{PFD}}$ ). A higher $\mathrm{f}_{\mathrm{PFD}}$ is useful for improving overall system phase noise performance. Typically, doubling the f $\mathrm{f}_{\text {PD }}$ improves the inband phase noise performance by up to $3 \mathrm{dBc} / \mathrm{Hz}$. Use the EN_REF_X2 bit (Register 0x20E, Bit 2) to enable the reference doubler, which toggles the SW3 switch, as shown in Figure 121.
Following the reference doubler block, there are two frequency dividers: a 10-bit R counter (1 to 1023 allowed) and a divide by 2 block. These dividers allow the input reference frequency ( $\mathrm{f}_{\text {REF }}$ ) to be divided down to produce lower f fPD, which helps to minimize fractional-N integer boundary spurs at the output.
The R counter is set using the R_DIV bits in Register 0x20C and Register 0x20D. If the R_DIV $=1$, the SW4 switch is in the position shown in Figure 121. Otherwise, the SW4 switch toggles to use the R counter.
The reference divide by 2 block is enabled by using the RDIV2_ SEL bit (Register 0x20E, Bit 0), which toggles the SW5 switch, as shown in Figure 121.


Figure 121. Reference Input Path Block Diagram

## N COUNTER

The N counter allows a division ratio in the PLL feedback path from the VCO. Note that the VCO signal is multiplied by 2 to achieve the LO frequency at the double balanced mixer. The division ratio is determined using the integer-N (INT), fractional-N (FRAC), and modulus (MOD) values that this counter comprises. The applicable registers for setting the INT, FRAC, and MOD values are Register 0x200 to Register 0x20A.


## INT, FRAC, MOD, AND REFERENCE PATH RELATIONSHIP

The INT, FRAC, and MOD values, in conjunction with the reference path, make it possible to generate VCO frequencies spaced by fractions of the $f_{\text {PFD }}$.
The $\mathrm{f}_{\text {PFD }}$ can be calculated from the reference frequency $\left(\mathrm{f}_{\text {REF }}\right)$ and the reference path configuration parameters,

$$
\begin{equation*}
f_{P F D}=f_{R E F} \times \frac{1+D}{R \times(1+T)} \tag{1}
\end{equation*}
$$

where:
$D$ is the reference doubler bit ( 0 or 1 ).
$R$ is the reference divide ratio of the binary, 10-bit
programmable counter (1 to 1023).
$T$ is the reference divide by 2 bit ( 0 or 1 ).
The VCO frequency ( $\mathrm{f}_{\mathrm{vco}}$ ) is calculated with the following equation:

$$
\begin{equation*}
f_{V C O}=\frac{f_{L O}}{2}=f_{P F D} \times N \tag{2}
\end{equation*}
$$

where:
$f_{L O}$ is the frequency of the LO driving the mixer. $N$ is the desired value of the N counter.

The N counter value is defined as:

$$
\begin{equation*}
N=I N T+\frac{F R A C}{M O D}=\frac{f_{L O}}{2 f_{P F D}}=\frac{f_{V C O}}{f_{P F D}} \tag{3}
\end{equation*}
$$

where:
$I N T$ is the 16 -bit integer value ( 75 to 65,535 ).
FRAC is the numerator of the 24 -bit primary modulus value ( 0 to $16,777,215$ ).
$M O D$ is the denominator of the 24 -bit primary modulus value ( 1 to $16,777,215$ ).
To obtain the INT portion of the N counter value, round down using the mathematical floor function,

$$
\begin{equation*}
I N T=\operatorname{FLOOR}(N) \tag{4}
\end{equation*}
$$

where FLOOR is the mathematical floor function.
To determine the value of the MOD parameter, a channel spacing step size ( $\mathrm{f}_{\mathrm{CHSP}}$ ) and the $\mathrm{f}_{\text {PFD }}$ must be selected first.
The MOD parameter is then computed with the $\mathrm{f}_{\mathrm{PFD}}$ and the greatest common denominator (GCD),

$$
\begin{equation*}
M O D=\frac{f_{P F D}}{G C D\left(f_{C H S P}, f_{P F D}\right)} \tag{5}
\end{equation*}
$$

The FRAC value can be computed for a given an N counter value, INT value, and MOD value,

$$
\begin{equation*}
F R A C=\operatorname{FLOOR}(M O D \times(N-I N T)) \tag{6}
\end{equation*}
$$

## INTEGER-N MODE

When the FRAC value is equal to zero, the synthesizer operates in integer-N mode.

## PHASE FREQUENCY DETECTOR AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter to produce an output that is proportional to the phase and frequency differences between them. This proportional information is then output to a charge pump (CP) circuit that generates current to drive an external loop filter, which is then used to appropriately increase or decrease the VTUNE tuning voltage.
Figure 123 shows a simplified schematic of the PFD and CP. Note that the PFD includes a fixed delay element, which is used to ensure there is no dead zone in the PFD transfer function for consistent reference spur levels.


Figure 123. PFD and CP Simplified Schematic

## LOOP FILTER

Defining a loop filter for a PLL is dependent on several dynamics, such as the PFD frequency, the N counter value, the tuning sensitivity characteristics ( kvco ) of the VCO, and the selected CP current. A higher $\mathrm{f}_{\text {PFD }}$ has the advantage of lowering inband phase noise performance at the expense of integer boundary spur levels when operating in fractional- N mode. Consequently, a lower $\mathrm{f}_{\mathrm{PFD}}$ can allow the PLL to operate in integer-N mode, which can eliminate integer boundary spurs at the expense of higher inband phase noise performance. Given the trade-offs, care must be taken with frequency planning and $f_{\text {PFD }}$ selection to ensure the appropriate inband phase noise performance is met with acceptable spur levels for the end application.
The loop filter, as implemented in the ADMV4420-EVALZ evaluation board, is a third-order passive filter, as shown in Figure 124. The filter is designed with the following simulation input parameters: $\mathrm{f}_{\mathrm{PFD}}=50 \mathrm{MHz}, \mathrm{k}_{\mathrm{VCO}}=80 \mathrm{MHz} / \mathrm{V}, \mathrm{f}_{\mathrm{VCO}}=9.4 \mathrm{GHz}$ and $\mathrm{I}_{\mathrm{CP}}=1.25 \mathrm{~mA}$. The resulting loop filter bandwidth and phase margin are 60 kHz and $45^{\circ}$, respectively.
For additional guidance with loop filter simulations on the ADMV4420, contact Analog Devices, Inc., for technical support.


Figure 124. Recommended Loop Filter Schematic

## CP CURRENT SETUP

For a specifically designed loop filter, the CP current (ICP) must be set by adjusting the CP_CURRENT value in Register 0x22E.
The CP current follows the equation,

$$
\begin{equation*}
I_{C P}=\left(C P_{-} C U R R E N T+1\right) \times 312.5 \mu \mathrm{~A} \tag{7}
\end{equation*}
$$

where CP_CURRENT is an integer value ( 0 to 15 ).
Note that the default value of CP_CURRENT is 3 , which yields a current of 1.25 mA . The applicable range is $312.5 \mu \mathrm{~A}$ to 5 mA , with $312.5 \mu \mathrm{~A}$ steps.

To change the $\mathrm{f}_{\mathrm{PFD}}$, if no change has been made to the existing loop filter components, it is recommended to scale the $\mathrm{I}_{\mathrm{CP}}$ using the following equation:
$I_{C P(\text { NEW })}=\frac{I_{\text {CP(DEFAULT) }} \times f_{\text {PFD(DEFAULT })}}{f_{\text {PFD(NEW) })}}=\frac{1.25 \mathrm{~mA} \times 50 \mathrm{MHz}}{f_{\text {PFD(NEW) }}}$ (8)
where:
$I_{C P(N E W)}$ is the new desired $I_{C P}$.
$I_{C P(D E F A U L T)}$ is the default $\mathrm{I}_{\mathrm{CP}}$.
$f_{\text {PFD(DEFAULT) }}$ is the default $\mathrm{f}_{\text {PFD }}$.
$f_{\text {PFD (NEW) }}$ is the new desired $\mathrm{f}_{\text {PFD. }}$.
When $I_{\text {CP(NEW })}$ is obtained, the CP_CURRENT value in Register $0 \times 22 \mathrm{E}$ can be updated using the round function,

$$
\begin{equation*}
C P_{-} C U R R E N T=\text { ROUND }\left(\frac{I_{C P(N E W)}}{312.5 \mu \mathrm{~A}}\right)-1 \tag{9}
\end{equation*}
$$

where ROUND is the mathematical round function.

## BLEED CURRENT (CP_BLEED) SETUP

The charge pump includes a binary scaled bleed current (Ibleed), which is set by using the CP_BLEED value in Register 0x22F. The bleed current introduces a slight phase offset in the PFD to improve integer boundary spurs when operating in fractional- N mode.

Generally, the bleed current follows Equation 10 and provides a value that can be applicable for most applications, but there can be additional spur level improvement by empirically determining the appropriate bleed current value from actual measurements for the intended application. The applicable range is $0 \mu \mathrm{~A}$ to $956.25 \mu \mathrm{~A}$, with $3.75 \mu \mathrm{~A}$ steps.

$$
\begin{equation*}
I_{B L E E D}=C P_{-} B L E E D \times 3.75 \mu \mathrm{~A}=\frac{4 \times I_{C P}}{N} \tag{10}
\end{equation*}
$$

where $C P_{\_} B L E E D$ is an integer value ( 0 to 255 ).
When $\mathrm{I}_{\text {bLeed }}$ is obtained, the CP_BLEED value in Register 0x22F can be updated using the round function,

$$
\begin{equation*}
C P_{-} B L E E D=\operatorname{ROUND}\left(\frac{I_{B L E E D}}{3.75 \mu \mathrm{~A}}\right) \tag{11}
\end{equation*}
$$

where $I_{\text {BLEED }}$ is the desired charge pump bleed current.

## MUXOUT

The on-chip multiplexer output (MUXOUT) allows access to various internal signals, in addition to providing a digital lock detect function. A representative diagram is shown in Figure 125. The state of the MUXOUT pin is determined from the PLL_MUX_SEL value in Register 0x213. See Table 31 for full details.


Figure 125. Multiplexer Output Diagram

## DIGITAL LOCK DETECT

The digital lock detect function that is output on the MUXOUT pin has two adjustable settings in Register 0x214. LD_BIAS adjusts an internal precision window and LD_COUNT adjusts the consecutive cycle count to declare PLL lock. It is recommended to keep the $20 \mu \mathrm{~A}$ and 8192 PFD cycle count factory settings. For special applications, contact Analog Devices technical support for guidance on adjusting these settings.

## ENABLES

Register 0x103 has individual circuit block enables. Setting this register to 0 disables all circuit blocks, resulting in approximately 80 mW of power dissipation. For nominal operation, keep all enables in this register set to 1 (register value of 0x6F). Note that Bit 4 and Bit 7 are reserved and must be set to 0 .

## IF OUTPUT-EXTERNAL INDUCTOR/BIASING

The IF amplifier output is an open-collector configuration and requires an external biasing inductor pulled up to the VPOS4_IF supply. The recommended value of the inductor is approximately 50 nH , which requires a current carrying capability of at least 150 mA . Because this configuration is dc-coupled, it is necessary to place a series capacitor between the IF output and the next stage in the end application. A recommended minimum value for the series capacitor is 1 nF .

## SPI CONFIGURATION

The SPI of the ADMV4420 allows configuration of the device for specific functions or operations via the 4 -pin SPI port. This interface provides users with added flexibility and customization. The SPI consists of four control lines: SCLK, SDI, SDO, and $\overline{\mathrm{CS}}$. The ADMV4420 protocol consists of a write/read bit followed by 15 register address bits and 8 data bits. The address field and data field are organized MSB first and end with the LSB.
For a write operation, set the MSB to 0 , and for a read operation, set the MSB to 1 . The write cycle sampling must be done on the rising edge of SCLK. The 24 bits of the serial write address and data are shifted in on the SDI control line, MSB to LSB. The ADMV4420 input logic level for the write cycle supports a 3.3 V interface.

For a read cycle, the R/W bit and the 15 bits of address shift in on the rising edge of SCLK on the SDI control line. Then, 8 bits of serial read data shift out on the SDO control line, MSB first,
on the falling edge of SCLK. The output logic level for a read cycle is 3.3 V . The output drivers of the SDO are enabled after the last rising edge of SCLK of the instruction cycle and remain active until the end of the read cycle. In a read operation, when $\overline{\mathrm{CS}}$ is deasserted, SDO returns to high impedance until the next read transaction. The $\overline{\mathrm{CS}}$ is active low and must be deasserted at the end of the write or read sequence.
An active low input on $\overline{\mathrm{CS}}$ starts and gates a communication cycle. The $\overline{\mathrm{CS}}$ pin allows more than one device to be used on the same serial communications lines. The SDO pin goes to a high impedance state when the $\overline{\mathrm{CS}}$ input is high. During the communication cycle, the chip select must stay low.
The SPI communications protocol follows the Analog Devices SPI standard. For more information, see the ADI-SPI Serial Control Interface Standard (Rev 1.0).

## VCO AUTOCALIBRATION AND AUTOMATIC LEVEL CONTROL

The multicore VCO uses an internal autocalibration (AUTOCAL) and automatic level control (ALC) routine that optimizes the VCO settings for a particular frequency and allows the PLL to lock in approximately $400 \mu$ s after the lower portion of the N counter integer value (INT_L) has been programmed. For nominal applications, maintain the AUTOCAL and ALC default values in the register map (see Table 8).

## PROGRAMMING SEQUENCE

A number of double buffered registers that take effect only after a write to the lower portion of the N counter integer value (INT_L). The INT_L register applies any changes to these double registers and initiate the autocalibration routine. Additionally, it is recommended to allow 16 SPI clock cycles after writing to the INT_L register.

The following describes the recommended programming sequence:

1. Program the CP_CURRENT register (Register 0x22E).
2. Program the FRAC_H register (Register 0x204).
3. Program the FRAC_M register (Register 0x203).
4. Program the FRAC_L register (Register 0x202).
5. Program the MOD_H register (Register 0x20A).
6. Program the MOD_M register (Register 0x209).
7. Program the MOD_L register (Register 0x208).
8. Program the INT_H register (Register 0x201).
9. Program the INT_L register (Register 0x200).
10. Program 16 SPI clock cycles.

## ADMV4420

## CONTROL REGISTERS

Table 8. Control Register Map

| Register Address | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000 | ADI_SPI_ CONFIG_1 | [7:0] | SOFTRESET_ | $\begin{aligned} & \text { LSB_ }_{-} \\ & \text {FIRST_ } \end{aligned}$ | ENDIAN_ | SDOACTIVE_ | SDOACTIVE | ENDIAN | LSB_FIRST | SOFTRESET | 0x00 | R/W |
| 0x001 | ADI_SPI_ CONFIG_2 | [7:0] | SINGLE INSTRUCTION | $\begin{aligned} & \text { CSB_} \\ & \text { STALL } \end{aligned}$ | MASTER SLAVE_RB | RESERVED |  |  |  | MASTER_SLAVE TRANSFER | $0 \times 00$ | R/W |
| 0x003 | CHIPTYPE | [7:0] | CHIPTYPE |  |  |  |  |  |  |  | 0x01 | R |
| 0x004 | $\begin{aligned} & \hline \text { PRODUCT_ } \\ & \text { ID_L } \end{aligned}$ | [7:0] | PRODUCT_ID_L |  |  |  |  |  |  |  | $0 \times 03$ | R |
| 0x005 | $\begin{aligned} & \hline \text { PRODUCT_ }_{-} \\ & \text {ID_H } \end{aligned}$ | [7:0] | PRODUCT_ID_H |  |  |  |  |  |  |  | $0 \times 00$ | R |
| 0x00A | SCRATCHPAD | [7:0] | SCRATCHPAD |  |  |  |  |  |  |  | $0 \times 00$ | R/W |
| 0x00B | SPI_REV | [7:0] | SPI_REV |  |  |  |  |  |  |  | $0 \times 00$ | R |
| 0x103 | ENABLES | [7:0] | RESERVED | EN_PLL | EN_LO | RESERVED | EN_VCO | EN_IFAMP | EN_MIXER | EN_LNA | 0x6F | R/W |
| 0x108 | SDO_LEVEL | [7:0] | RESERVED |  |  |  |  | SDO_LEVEL | RESERVED |  | $0 \times 05$ | R/W |
| 0x200 | INT_L | [7:0] | INT[7:0] |  |  |  |  |  |  |  | 0xA7 | R/W |
| 0x201 | INT_H | [7:0] | INT[15:8] |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x202 | FRAC_L | [7:0] | FRAC[7:0] |  |  |  |  |  |  |  | $0 \times 02$ | R/W |
| 0x203 | FRAC_M | [7:0] | FRAC[15:8] |  |  |  |  |  |  |  | $0 \times 00$ | R/W |
| 0x204 | FRAC_H | [7:0] | FRAC[23:16] |  |  |  |  |  |  |  | $0 \times 00$ | R/W |
| 0x208 | MOD_L | [7:0] | MOD[7:0] |  |  |  |  |  |  |  | 0x04 | R/W |
| 0x209 | MOD_M | [7:0] | MOD[15:8] |  |  |  |  |  |  |  | $0 \times 00$ | R/W |
| 0x20A | MOD_H | [7:0] | MOD[23:16] |  |  |  |  |  |  |  | $0 \times 00$ | R/W |
| 0x20C | R_DIV_L | [7:0] | R_DIV[7:0] |  |  |  |  |  |  |  | 0x01 | R/W |
| 0x20D | R_DIV_H | [7:0] | RESERVED |  |  |  |  |  | R_DIV[9:8] |  | $0 \times 00$ | R/W |
| 0x20E | REFERENCE | [7:0] | RESERVED |  |  |  |  | $\begin{aligned} & \text { END_REF_ } \\ & \text { X2 } \end{aligned}$ | REF IN MODE | RDIV2_SEL | $0 \times 00$ | R/W |
| 0x211 | VCO DATA READBACK1 | [7:0] | VCO_DATA_READBACK[7:0] |  |  |  |  |  |  |  | $0 \times 00$ | R |
| 0x212 | VCO_DATA READBACK2 | [7:0] | RESERVED |  |  |  |  | VCO_DATA_READBACK[10:8] |  |  | 0x00 | R |
| 0x213 | $\begin{aligned} & \hline \text { PLL_ } \\ & \text { MUX_SEL } \end{aligned}$ | [7:0] | PLL_MUX_SEL |  |  |  |  |  |  |  | 0x01 | R/W |
| 0x214 | LOCK <br> DETECT | [7:0] | LD_BIAS |  | LD_COUNT |  |  | RESERVED |  |  | 0x98 | R/W |
| 0x215 | $\begin{aligned} & \hline \text { VCO_BAND_ } \\ & \text { SELECT } \end{aligned}$ | [7:0] | VCO_BAND_SELECT |  |  |  |  |  |  |  | $0 \times 00$ | R/W |
| 0x216 | VCO_ALC <br> TIMEOUT | [7:0] | RESERVED |  |  |  | VCO_ALC_TIMEOUT |  |  |  | $0 \times 00$ | R/W |
| $0 \times 217$ | VCO MANUAL | [7:0] | RESERVED |  | VCO_CORE_SELECT |  | VCO_BIAS_ADJUST |  |  |  | 0x01 | R/W |
| 0x219 | ALC | [7:0] | RESERVED |  |  | EN_ALC | RESERVED |  |  |  | 0x13 | R/W |
| 0x21C | VCO_ TIMEOUT1 | [7:0] | VCO_TIMEOUT[7:0] |  |  |  |  |  |  |  | 0x90 | R/W |
| 0x21D | VCO_ <br> TIMEOUT2 | [7:0] | RESERVED |  |  |  |  |  | VCO_TIMEOUT[9:8] |  | $0 \times 01$ | R/W |
| 0x21E | $\begin{aligned} & \hline \text { VCO_BAND_ } \\ & \text { DIV } \end{aligned}$ | [7:0] | VCO_BAND_DIV |  |  |  |  |  |  |  | $0 \times 4 \mathrm{~B}$ | R/W |
| 0x21F | VCO_ <br> READBACK_SEL | [7:0] | RESERVED |  |  |  |  | VCO_READBACK_SEL |  |  | 0x18 | R/W |
| 0x226 | AUTOCAL | [7:0] | RESERVED |  |  |  |  |  | EN_ <br> AUTOCAL | RESERVED | $0 \times 02$ | R/W |
| 0x22C | CP_STATE | [7:0] | RESERVED |  |  |  |  |  | CP_STATE |  | $0 \times 07$ | R/W |
| 2x22D | CP_BLEED_EN | [7:0] | RESERVED |  |  |  |  |  |  | EN_BLEED | $0 \times 01$ | R/W |
| $0 \times 22 \mathrm{E}$ | CP_CURRENT | [7:0] | RESERVED |  |  |  | CP_CURRENT |  |  |  | $0 \times 03$ | R/W |
| 0x22F | CP_BLEED | [7:0] | BICP |  |  |  |  |  |  |  | 0x0C | R/W |

## REGISTER DETAILS

## ADDRESS 0x000, RESET: 0x00, NAME: ADI_SPI_CONFIG_1



Table 9. ADI_SPI_CONFIG1 Bit Descriptions

| Bit | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| 7 | SOFTRESET_ | Soft reset bit <br> 0: Reset asserted <br> 1: Reset not asserted | 0x0 | R/W |
| 6 | LSB_FIRST_ | LSB first bit <br> 0 : LSB first <br> 1: MSB first | 0x0 | R/W |
| 5 | ENDIAN_ | Endian bit <br> 0: Little endian <br> 1: Big endian | 0x0 | R/W |
| 4 | SDOACTIVE_ | SDO active bit 0 : SDO inactive <br> 1: SDO active | 0x0 | R/W |
| 3 | SDOACTIVE | SDO active bit 0 : SDO inactive 1: SDO active | 0x0 | R/W |
| 2 | ENDIAN | Endian bit <br> 0 : Little endian <br> 1: Big endian | 0x0 | R/W |
| 1 | LSB_FIRST | LSB first bit <br> 0 : LSB first <br> 1: MSB first | 0x0 | R/W |
| 0 | SOFTRESET | Soft reset <br> 0: Reset asserted <br> 1: Reset not asserted | 0x0 | R/W |

## ADDRESS 0x001, RESET: 0x00, NAME: ADI_SPI_CONFIG_2



Table 10. ADI_SPI_CONFIG_2 Bit Descriptions

| Bit | Bit Name | Description $^{1}$ | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| 7 | SINGLE_INSTRUCTION | Single instruction bit <br> $0:$ Enable streaming <br> $1:$ Disable streaming regardless of CSB | $0 \times 0$ | R/W |
|  |  | CSB stall bit | 0x0 | R/W |
| 6 | CSB_STALL | Master slave readback bit | $0 \times 0$ | R/W |
| 5 | MASTER_SLAVE_RB | Reserved | $0 \times 0$ | R |
| $[4: 1]$ | RESERVED | Master slave transfer bit | $0 \times 0$ | R/W |
| 0 | MASTER_SLAVE_TRANSFER |  |  |  |

${ }^{1}$ Note that $\overline{C S}$ corresponds to CSB.

## ADDRESS 0x003, RESET: 0x01, NAME: CHIPTYPE



Table 11. CHIPTYPE Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | CHIPTYPE | Chip type bits, read only. | $0 \times 01$ | R |

## ADDRESS 0x004, RESET: 0x03, NAME: PRODUCT_ID_L


[7:0] PRODUCT_ID_L (R)
Product_ID_L, Lower 8 Bits
Table 12. PRODUCT_ID_L Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PRODUCT_ID_L | PRODUCT_ID_L bits, lower 8 bits. | $0 \times 03$ | R |

ADDRESS 0x005, RESET: 0x00, NAME: PRODUCT_ID_H


Table 13. PRODUCT_ID_H Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PRODUCT_ID_H | PRODUCT_ID_H bits, higher 8 bits. | $0 \times 00$ | R |

## ADDRESS 0x00A, RESET: 0x00, NAME: SCRATCHPAD



Table 14. SCRATCHPAD Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | SCRATCHPAD | Scratch pad bits | $0 \times 00$ | R/W |

## ADDRESS 0x00B, RESET: 0x00, NAME: SPI_REV



Table 15. SPI_REV Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | SPI_REV | SPI register map revision bits | $0 \times 00$ | R |

## ADDRESS 0x103, RESET: 0x6F, NAME: ENABLES



Table 16. ENABLES Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED | Reserved | 0x0 | R |
| 6 | EN_PLL | PLL enable bit <br> 0: Power down PLL <br> 1: Power up PLL | 0x1 | R/W |
| 5 | EN_LO | LO enable bit <br> 0: Power down LO <br> 1: Power up LO | 0x1 | R/W |
| 4 | RESERVED | Reserved | 0x0 | R |
| 3 | EN_VCO | VCO enable bit <br> 0: Power down VCO <br> 1: Power up VCO | 0x1 | R/W |
| 2 | EN_IFAMP | IF amplifier enable bit <br> 0: Power down IF amplifier <br> 1: Power up IF amplifier | 0x1 | R/W |
| 1 | EN_MIXER | Mixer enable bit <br> 0: Power down mixer <br> 1: Power up mixer | 0x1 | R/W |
| 0 | EN_LNA | LNA enable bit <br> 0: Power down LNA <br> 1: Power up LNA | 0x1 | R/W |

## ADDRESS 0x108, RESET: 0x05, NAME: SDO_LEVEL

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |$|$| 0 |
| :--- |
| 0 | 0


[2] SDO_LEVEL (R/W)
SPI Supply Control
0: 1.8V Read Back
1: 3.3V Read Back
Table 17. SDO_LEVEL Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 3]$ | RESERVED | Reserved | $0 \times 0$ | R |
| 2 | SDO_LEVEL | SPI supply control bit | $0 \times 1$ | R/W |
|  |  | $0: 1.8 \mathrm{~V}$ readback |  |  |
| $[1: 0]$ | RESERVED | Reserved |  |  |

ADDRESS 0x200, RESET: 0xA7, NAME: INT_L


Table 18. INT_L Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | INT[7:0] | Integer-N word (16-bit) | 0xA7 | R/W |

## ADDRESS 0x201, RESET: 0x00, NAME: INT_H



Table 19.INT_H Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | INT[15:8] | Integer-N word (16-bit) | $0 \times 0$ | R/W |

ADDRESS 0x202, RESET: 0x02, NAME: FRAC_L


Table 20. FRAC_L Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | FRAC[7:0] | Fractional-N word (24-bit) | $0 \times 2$ | R/W |

ADDRESS 0x203, RESET: 0x00, NAME: FRAC_M


Table 21. FRAC_M Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | FRAC[15:8] | Fractional-N word (24-bit) | $0 \times 0$ | R/W |

## ADDRESS 0x204, RESET: 0x00, NAME: FRAC_H



Table 22. FRAC_H Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | FRAC[23:16] | Fractional-N word (24-bit) | $0 \times 0$ | R/W |

ADDRESS 0x208, RESET: 0x04, NAME: MOD_L


Table 23. MOD_L Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | MOD[7:0] | Fractional-N modulus (24-bit) | $0 \times 4$ | R/W |

ADDRESS 0x209, RESET: 0x00, NAME: MOD_M


Table 24. MOD_M Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | MOD[15:8] | Fractional-N modulus (24-bit) | $0 \times 0$ | R/W |

## ADDRESS 0x20A, RESET: 0x00, NAME: MOD_H



Table 25. MOD_H Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | MOD[23:16] | Fractional-N modulus (24-bit) | $0 \times 0$ | R/W |

## ADDRESS 0x20C, RESET: 0x01, NAME: R_DIV_L



Table 26. R_DIV_L Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | R_DIV[7:0] | R divider word (10-bit) | $0 \times 1$ | R/W |

## ADDRESS 0x20D, RESET: 0x00, NAME: R_DIV_H



Table 27. R_DIV_H Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 2]$ | RESERVED | Reserved | R divider word (10-bit) | $0 \times 0$ |
| $[1: 0]$ | R_DIV[9:8] | R |  |  |

## ADDRESS 0x20E, RESET: 0x00, NAME: REFERENCE



Table 28. REFERENCE Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| [7:3] | RESERVED | Reserved | 0x0 | R |
| 2 | EN_REF_X2 | Reference doubler enable bit <br> 0: Disable <br> 1: Enable | 0x0 | R/W |
| 1 | REF_IN_MODE | Reference input mode bit <br> 0 : Crystal (XTAL) oscillator mode <br> 1: Single-ended mode | 0x0 | R/W |
| 0 | RDIV2_SEL | Reference divide by 2 bit <br> 0 : Reference divide by 2 disabled <br> 1: Reference divide by 2 enabled | 0x0 | R/W |

## ADDRESS 0x211, RESET: 0x00, NAME: VCO_DATA_READBACK1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

[7:0] VCO_DATA_READBACK[7:0] (R)
VCO Data Readback
Table 29. VCO_DATA_READBACK1 Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VCO_DATA_READBACK[7:0] | VCO data readback | $0 \times 0$ | R |

ADDRESS 0x212, RESET: 0x00, NAME: VCO_DATA_READBACK2


Table 30. VCO_DATA_READBACK2 Bit Descriptions

| Bits | Bit Name | Description | Reserved | Reset |
| :--- | :--- | :--- | :--- | :--- |
| Access |  |  |  |  |
| $[7: 3]$ | RESERVED | $0 \times 0$ | R |  |
| $[2: 0]$ | VCO_DATA_READBACK[10:8] | VCO data readback bits | $0 \times 0$ | R |

## ADDRESS 0x213, RESET: 0x01, NAME: PLL_MUX_SEL



Table 31. PLL_MUX_SEL Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PLL_MUX_SEL | PLL mux select bits | 00000000 : Output logic low | $0 \times 1$ |
|  |  | $00000001:$ Digital lock detect | R/W |  |
|  |  | $00000100:$ R divide by 2 to mux out, frequency $=$ REFIN $/ 2 \times \mathrm{R})$ |  |  |
|  |  | $00000101:$ N divide by 2 to mux out, frequency $=\mathrm{VCO} /(2 \times \mathrm{N})$ |  |  |
|  |  | $00001000:$ Output logic high |  |  |

## ADDRESS 0x214, RESET: 0x98, NAME: LOCK_DETECT

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |



Table 32. LOCK_DETECT Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 6]$ | LD_BIAS | Lock detect bias bits |  |  |
|  |  | $00: 40 \mu \mathrm{~A}$ |  | $0 \times 2$ |
|  | $01: 30 \mu \mathrm{~A}$ | R/W |  |  |
|  |  | $10: 20 \mu \mathrm{~A}$ |  |  |
|  |  | $11: 10 \mu \mathrm{~A}$ |  |  |
| $[5: 3]$ | LD_COUNT | Lock detect count bits |  |  |
|  |  | $000: 1024$ consecutive PFD cycles to declare lock | $0 \times 3$ | R/W |
|  |  | $001: 2048$ consecutive PFD cycles to declare lock |  |  |
| $[2: 0]$ | RESERVED | Reserved | $010: 4096$ consecutive PFD cycles to declare lock |  |

## ADMV4420

## ADDRESS 0x215, RESET: 0x00, NAME: VCO_BAND_SELECT



Table 33. VCO_BAND_SELECT Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VCO_BAND_SELECT | Manually programmed VCO band | $0 \times 0$ | R/W |

## ADDRESS 0x216, RESET: 0x00, NAME: VCO_ALC_TIMEOUT



Table 34. VCO_ALC_TIMEOUT Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 4]$ | RESERVED | Reserved | $0 \times 0$ | R |
| $[3: 0]$ | VCO_ALC_TIMEOUT | VCO ALC timeout divide | $0 \times 0$ | R/W |

## ADDRESS 0x217, RESET: 0x01, NAME: VCO_MANUAL



Table 35. VCO_MANUAL Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 6]$ | RESERVED | Reserved | $0 \times 0$ | R |
| $[5: 4]$ | VCO_CORE_SELECT | Manual control of VCO core <br> $01:$ Core 1 <br> $10:$ Core 2 | $0 \times 0$ | R/W |
|  |  | Manual control of VCO bias | $0 \times 1$ | R/W |
| $[3: 0]$ | VCO_BIAS_ADJUST |  |  |  |

## ADDRESS 0x219, RESET: 0x13, NAME: ALC



Table 36. ALC Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 5]$ | RESERVED | Reserved | $0 \times 0$ | R |
| 4 | EN_ACL | VCO ALC enable bit <br> $0:$ Disable <br> $1:$ Enable | Reserved | $0 \times 1$ |
| $[3: 0]$ | RESERVED | R/W |  |  |

## ADDRESS 0x21C, RESET: 0x90, NAME: VCO_TIMEOUT1



Table 37. VCO_TIMEOUT1 Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VCO_TIMEOUT[7:0] | Main VCO calibration timeout | $0 \times 90$ | R/W |

## ADDRESS 0x21D, RESET: 0x01, NAME: VCO_TIMEOUT2



Table 38. VCO_TIMEOUT2 Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 2]$ | RESERVED | Reserved | Main VCO calibration timeout | $0 \times 0$ |
| $[1: 0]$ | VCO_TIMEOUT[9:8] | R |  |  |

## ADDRESS 0x21E, RESET: 0x4B, NAME: VCO_BAND_DIV



Table 39. VCO_BAND_DIV Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | VCO_BAND_DIV | VCO band select divide | $0 \times 4 \mathrm{~B}$ | R/W |

## ADDRESS 0x21F, RESET: 0x18, NAME: VCO_READBACK_SEL



Table 40. VCO_READBACK_SEL Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 3]$ | RESERVED | Reserved | $0 \times 3$ | R |
| $[2: 0]$ | VCO_READBACK_SEL | VCO read back select |  |  |
|  |  | 000: Read back checkered board (functionality test) |  |  |
|  |  | 001: Read back core and band |  |  |
|  |  | 011: Read back bias code |  |  |
|  |  | 100: Read back core |  |  |
|  |  | 101: Read back low (zeros) |  |  |

## ADMV4420

## ADDRESS 0x226, RESET: 0x02, NAME: AUTOCAL



Table 41. AUTOCAL Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 2]$ | RESERVED | Reserved | $0 \times 0$ | R |
| 1 | EN_AUTOCAL | Enable VCO autocalibration and lock PLL <br> $0:$ Disable <br> $1:$ Enable | $0 \times 1$ | R/W |
|  |  | Reserved | RESERVED | $0 \times 0$ |

## ADDRESS 0x22C, RESET: 0x07, NAME: CP_STATE



Table 42. CP_STATE Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 2]$ | RESERVED | Reserved | $0 \times 1$ | R |
| $[1: 0]$ | CP_STATE | Charge pump state | $0 \times 3$ |  |
|  |  | 0: Tristate (high-Z) |  |  |
|  |  | 1: Force up |  |  |
|  |  | 2: Force down |  |  |
|  | 3: Normal operation |  |  |  |
|  |  |  |  |  |

## ADDRESS 0x22D, RESET: 0x01, NAME: CP_BLEED_EN



Table 43. CP_BLEED_EN Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 1]$ | RESERVED | Reserved | $0 \times 0$ | R |
| 0 | EN_BLEED | Bleed CP current enable | $0 \times 1$ | $\mathrm{R} / \mathrm{W}$ |
|  |  | $0:$ Disable |  |  |
|  |  | $1:$ Enable |  |  |

ADDRESS 0x22E, RESET: 0x03, NAME: CP_CURRENT


Table 44. CP_CURRENT Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 4]$ | RESERVED | Reserved | $0 \times 0$ | R |
| $[3: 0]$ | CP_CURRENT | Main charge pump current bit | $0 \times 3$ | R/W |

## ADDRESS 0x22F, RESET: 0x0C, NAME: CP_BLEED



Table 45. CP_BLEED Bit Descriptions

| Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | BICP | Binary scaled bleed current | $0 x C$ | R/W |

## APPLICATIONS INFORMATION

## EVALUATION BOARD

The ADMV4420-EVALZ evaluation board can be used to evaluate the performance of the ADMV4420. The top and cross sectional layout views of the ADMV4420-EVALZ evaluation board are shown in Figure 126 and Figure 127, respectively. The RF transmission lines were designed using a coplanar waveguide (CPWG) model with a line width (W) of 16 mil and 13 mil of ground spacing for a characteristic impedance of $50 \Omega$ for the RF input (RFIN) and the external reference input (REF/XTAL1). The line width and ground spacing for the IF output (IFOUT) are 9 mil and 15 mil, respectively. The PCB is made with Rogers 4350B dielectric material, which offers low loss performance, and isola 370 HR dielectric material, which achieves the required thickness of the PCB.

The ADMV4420-EVALZ evaluation board layout consists of four layers. Layer 1 contains the charge pump, IF supplies (VPOS3_CP and VPOS4_IF), and the multiplexer output signal (MUXOUT) trace, which are routed together with the peripheral component placements. Layer 2 is arranged to provide the ground plane for the board. Layer 3 includes the VCO (VPOS1_VCO) supply, the PLL (VPOS2_PLL) supply, and digital SPI control signal ( $\overline{\mathrm{CS}}, \mathrm{SDI}, \mathrm{SDO}$, and SCLK) traces, and Layer 4 includes the chip enable (ENBL0 and ENBL1) traces on the bottom side of the board. Note that on the evaluation board, $\overline{\mathrm{CS}}$ is indicated by CSB. Figure 128 to Figure 130 show the routing details of Layer 2 to Layer 4. For optimal RF and thermal grounding place as many plated through vias as possible around the RF transmission lines, underneath the exposed pad and throughout the entire PCB (See Figure 128).


Figure 126. ADMV4420-EVALZ Evaluation Board Layout, Top View (Layer 1)


Figure 127. ADMV4420-EVALZ PCB, Cross Sectional View


Figure 128. ADMV4420-EVALZ Evaluation Board, Layer 2


Figure 129. ADMV4420-EVALZ Evaluation Board, Layer 3


Figure 130. ADMV4420-EVALZ Evaluation Board, Layer 4 (Bottom Side)

Figure 126 shows the ADMV4420-EVALZ evaluation board with component placement. The decoupling capacitors on the LDO decoupling pin and power supply traces to minimize noise effects. The schematic and Pb -free reflow solder profile of the evaluation board are shown in and Figure 2 and Figure 132, respectively.
There are two options to power up the evaluation board. The first option is to apply a 5 V supply to the VPOS1, VPOS2, VPOS3, and VPOS4 test points for the VCO, PLL, CP, and IF blocks (VPOS1_VCO, VPOS2_PLL, VPOS3_CP, and VPOS4_IF pins) respectively, and connect a 0 V supply to one of the GND1, GND2, or GND3 ground test points. In this option, remove the R13, R14, R15, and R16 resistors from the evaluation board. This option allows the user to monitor the currents of each block separately.
The second option to power up the board requires the power supply to be applied through the VCC5P0 test point with the appropriate ground connection. Only the total current of the ADMV4420 can be monitored with this option. After powering up the evaluation board, program the required digital settings for the target configuration through the SDP-S controller board by using the Analysis, Control, Evaluation (ACE) software, which can be downloaded from the Analysis, Control, Evaluation (ACE) product page. See the ADMV4420-EVALZ user guide for details.

There are two different options to apply an external reference input to the ADMV4420, as shown in Figure 132. The required configurations for these options are described in Table 46. When using the Case 1 option, the external reference input is applied through the J2 connector with a signal generator. When using the Case 2 option, the external reference input is provided by the crystal (Y1).
A loop filter circuit generates the VCO control voltage (VTUNE) by applying the CP current output of the ADMV4420 from the charge pump output pin (CPOUT) to obtain the target LO frequency. Figure 131 shows the recommended schematic and Table 47 describes the loop filter components when the phase frequency detector frequency is 50 MHz . Table 48 describes the complete list of materials, which includes the loop filter components. For details about the evaluation board, see the ADMV4420-EVALZ user guide.

Table 46. External Reference Input Configurations

| Option | Component Configuration |
| :--- | :--- |
| Case 1 | Populate C21. Replace C6 with 1 nF capacitor. <br> Remove C5 and Y1. |
| Case 2 (Default) | $\mathrm{C} 5=20 \mathrm{pF}, \mathrm{C} 6=20 \mathrm{pF}$. Do not populate C21. |



Figure 131. Recommended Integer Mode Loop Filter Schematic

Table 47. Recommended Integer Mode Loop Filter Components for Phase Frequency Detector $=50 \mathrm{MHz}$

| Component | Value |
| :--- | :--- |
| C24 | $470 \mathrm{pF}(0402)$ |
| C25 | $6800 \mathrm{pF}(0402)$ |
| C26 | $220 \mathrm{pF}(0402)$ |
| R4 | $680 \Omega(0402)$ |
| R5 | $1.5 \mathrm{k} \Omega(0402)$ |
| R11 | $0 \Omega(0402)$ |

Table 48. Bill of Materials for ADMV4420-EVALZ

| Reference Designator | Description |
| :---: | :---: |
| C1, C3, C14, C32, C33, C35 | Power supply decoupling and LDO decoupling capacitor, $10 \mu \mathrm{~F}, 0603$ |
| C2, C10, C16, C18, C30 | Power supply decoupling and LDO decoupling capacitor, $10 \mathrm{pF}, 0402$ |
| C5, C6 | Crystal loading capacitors |
| C7, C8, C11, C12, C13, C22, C27 | Power supply decoupling and LDO decoupling capacitor, $0.1 \mu \mathrm{~F}, 0402$ |
| C15, C19, C20, C23, C29 | Power supply decoupling and LDO decoupling capacitor, 100 pF , 0402) |
| C4, C34 | Power supply decoupling and LDO decoupling capacitor, $10 \mu \mathrm{~F}, 0402$ |
| C9 | Power supply decoupling and LDO decoupling capacitor, $4.7 \mu \mathrm{~F}, 0402$ |
| C17, C21 | AC coupling capacitor, $0.01 \mu \mathrm{~F}, 0402$ |
| C24 | Loop filter capacitor, 470 pF, 0402 |
| C25 | Loop filter capacitor, 6800 pF, 0402 |
| C26 | Loop filter capacitor, 220 pF, 0402 |
| $\overline{C S}$, ENBLO, ENBL1, MUXOUT, SCLK, SDI, SDO | Test point, yellow |
| DS1 | LED, green |
| GND1, GND2, GND3 | Test point, black |
| $J 1$ | RF connector, SRI, K type, female |
| J2 | RF connector, subminiature version a (SMA), female |
| J3 | System demonstration platform (SDP) connector |
| J4 | RF connector, F type, female |
| L1 | Choke inductor, $51 \mathrm{nH}, 0402$ |
| M1 | Heat sink |
| R1 | External reference input matching, $49.9 \Omega, 0402$ |
| R11, R13, R14, R15, R16 | Resistor, 0 , 0402 |
| R19, R29 | Resistor, 1 k $\Omega, 0402$ |
| R25, R27 | Resistor, pull-down, $100 \mathrm{k} \Omega, 0402$ |
| R4 | Resistor, loop filter, $680 \Omega, 0402$ |
| R5 | Resistor, loop filter, $1.5 \mathrm{k} \Omega, 0402$ |
| U1 | K band downconverter with integrated fractional-N PLL and VCO, ADMV4420 |
| U2 | Serial EEPROM, 32-bit |
| VCC5P0, VPOS1, VPOS2, VPOS3, VPOS4 | Test point, red |
| Y1 | Crystal |



Figure 132. ADMV4420-EVALZ Evaluation Board Schematic

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5
Figure 133. 32-Lead Lead Frame Chip Scale Package [LFCSP]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-32-12)
Dimensions shown in millimeters


NOTES:

1. MEASURED FROM THE CENTERLINE OF SPROCKET HOLE TO CENTERLINE OF THE

POCKET HOLE
2. 10 SPROCKET HOLE PITCH CUMUL ATIVE TOLERANCE IS $\pm 0.20$
3. THICKNESS IS APPLICABLE AS MEASURED AT EDGE OF TAPE
4. BLACK POLYSTYRENE MATERIAL
5. ALLOWABLE CAMBER TO BE 1 mm PER 100 mm IN LENGHT, NON-CUMULATIVE OVER 250 mm
6. MEASUREMENT POINT TO BE 0.3 mm FROM BOTTOM POCKET
7. SURFACE RESISTIVITY FROM $10^{5}$ TO $10^{11} \Omega /$ SQ
8. KO MEASUREMENT POINT SHOULD NOT BE REFERED ON POCKET RIDGE

SECTION A-A

Figure 134. 32-Lead Lead Frame Chip Scale Package [LFCSP] Tape and Reel Outline Dimensions Dimensions shown in millimeters

ORDERING GUIDE

| Model ${ }^{1}$ | Temperature <br> Range | Moisture Sensitivity <br> Level (MSL) Rating | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADMV4420ACPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 32 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-32-12 |
| ADMV4420ACPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 32-Lead Lead Frame Chip Scale Package [LFCSP] | CP-32-12 |
| ADMV4420ACPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 32 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-32-12 |
| ADMV4420-EVALZ |  |  |  |  |

[^0]
[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
    ${ }^{2}$ See Table 2 and Figure 2 for the peak reflow temperature.

