

FEATURES

- Low V_{OS} : 75 μV maximum**
- Low V_{OS} drift: 1.3 $\mu\text{V}/^\circ\text{C}$ maximum**
- Ultrastable vs. time: 1.5 μV per month maximum**
- Low noise: 0.6 μV p-p maximum**
- Wide input voltage range: $\pm 14 \text{ V}$ typical**
- Wide supply voltage range: 3 V to 18 V**
- 125°C temperature-tested dice**


APPLICATIONS

- Wireless base station control circuits**
- Optical network control circuits**
- Instrumentation**
- Sensors and controls**
 - Thermocouples**
 - Resistor thermal detectors (RTDs)**
 - Strain bridges**
 - Shunt current measurements**
- Precision filters**

GENERAL DESCRIPTION

The OP07 has very low input offset voltage (75 μV maximum for OP07E) that is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current ($\pm 4 \text{ nA}$ for the OP07E) and high open-loop gain (200 V/mV for the OP07E). The low offset and high open-loop gain make the OP07 particularly useful for high gain instrumentation applications.

PIN CONFIGURATION




00316-001

Figure 1.

The wide input voltage range of $\pm 13 \text{ V}$ minimum combined with a high CMRR of 106 dB (OP07E) and high input impedance provide high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the OP07, even at high gain, combined with the freedom from external nulling have made the OP07 an industry standard for instrumentation applications.

The OP07 is available in two standard performance grades. The OP07E is specified for operation over the 0°C to 70°C range, and the OP07C is specified over the -40°C to +85°C temperature range.

The OP07 is available in epoxy 8-lead PDIP and 8-lead narrow SOIC packages. For CERDIP and TO-99 packages and standard microcircuit drawing (SMD) versions, see the OP77.



¹R2A AND R2B ARE ELECTRONICALLY ADJUSTED ON CHIP AT FACTORY FOR MINIMUM INPUT OFFSET VOLTAGE.

00316-002

Figure 2. Simplified Schematic

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 www.analog.com
 Fax: 781.461.3113 ©2006-2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	6
Applications.....	1	Thermal Resistance	6
General Description	1	ESD Caution.....	6
Pin Configuration.....	1	Typical Performance Characteristics	7
Revision History	2	Typical Applications.....	11
Specifications.....	3	Applications Information.....	12
OP07E Electrical Characteristics	3	Outline Dimensions	13
OP07C Electrical Characteristics	4	Ordering Guide	14

REVISION HISTORY

7/09—Rev. D. to Rev E

Changes to Figure 29 Caption.....	11
Changes to Ordering Guide	14

7/06—Rev. C. to Rev D

Changes to Features.....	1
Changes to General Description	1
Changes to Specifications Section.....	3
Changes to Table 4.....	6
Changes to Figure 6 and Figure 8.....	7
Changes to Figure 13 and Figure 14.....	8
Changes to Figure 20.....	9
Changes to Figure 21 to Figure 25.....	10
Changes to Figure 26 and Figure 30.....	11
Replaced Figure 28	11
Changes to Applications Information Section.....	12
Updated Outline Dimensions	13
Changes to Ordering Guide	14

8/03—Rev. B to Rev. C

Changes to OP07E Electrical Specifications	2
Changes to OP07C Electrical Specifications	3
Edits to Ordering Guide	5
Edits to Figure 6.....	9
Updated Outline Dimensions	11

3/03—Rev. A to Rev. B

Updated Package Titles.....	Universal
Updated Outline Dimensions	11

2/02—Rev. 0 to Rev. A

Edits to Features.....	1
Edits to Ordering Guide	1
Edits to Pin Connection Drawings	1
Edits to Absolute Maximum Ratings	2
Deleted Electrical Characteristics	2–3
Deleted OP07D Column from Electrical Characteristics.....	4–5
Edits to TPCs	7–9
Edits to High-Speed, Low V _{os} Composite Amplifier	9

SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS

$V_S = \pm 15$ V, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
$T_A = 25^\circ\text{C}$						
Input Offset Voltage ¹	V_{OS}		30	75		μV
Long-Term V_{OS} Stability ²	V_{OS}/Time		0.3	1.5		$\mu\text{V}/\text{Month}$
Input Offset Current	I_{OS}		0.5	3.8		nA
Input Bias Current	I_B		± 1.2	± 4.0		nA
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz ³	0.35	0.6		μV p-p
Input Noise Voltage Density	e_n	$f_0 = 10$ Hz	10.3	18.0		$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 100$ Hz ³	10.0	13.0		$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 1$ kHz	9.6	11.0		$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current	I_n p-p		14	30		pA p-p
Input Noise Current Density	I_n	$f_0 = 10$ Hz	0.32	0.80		pA/ $\sqrt{\text{Hz}}$
		$f_0 = 100$ Hz ³	0.14	0.23		pA/ $\sqrt{\text{Hz}}$
		$f_0 = 1$ kHz	0.12	0.17		pA/ $\sqrt{\text{Hz}}$
Input Resistance, Differential Mode ⁴	R_{IN}		15	50		M Ω
Input Resistance, Common Mode	R_{INCM}			160		G Ω
Input Voltage Range	IVR		± 13	± 14		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	106	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to ± 18 V	5	20		$\mu\text{V}/\text{V}$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2$ k Ω , $V_O = \pm 10$ V	200	500		V/mV
		$R_L \geq 500$ Ω , $V_O = \pm 0.5$ V, $V_S = \pm 3$ V ⁴	150	400		V/mV
$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$						
Input Offset Voltage ¹	V_{OS}		45	130		μV
Voltage Drift Without External Trim ⁴	TCV_{OS}		0.3	1.3		$\mu\text{V}/^\circ\text{C}$
Voltage Drift with External Trim ³	TCV_{OSN}	$R_P = 20$ k Ω	0.3	1.3		$\mu\text{V}/^\circ\text{C}$
Input Offset Current	I_{OS}		0.9	5.3		nA
Input Offset Current Drift	TCI_{OS}		8	35		pA/ $^\circ\text{C}$
Input Bias Current	I_B		± 1.5	± 5.5		nA
Input Bias Current Drift	TCI_B		13	35		pA/ $^\circ\text{C}$
Input Voltage Range	IVR		± 13	± 13.5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	103	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to ± 18 V	7	32		$\mu\text{V}/\text{V}$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2$ k Ω , $V_O = \pm 10$ V	180	450		V/mV
OUTPUT CHARACTERISTICS						
$T_A = 25^\circ\text{C}$						
Output Voltage Swing	V_O	$R_L \geq 10$ k Ω	± 12.5	± 13.0		V
		$R_L \geq 2$ k Ω	± 12.0	± 12.8		V
		$R_L \geq 1$ k Ω	± 10.5	± 12.0		V
$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$						
Output Voltage Swing	V_O	$R_L \geq 2$ k Ω	± 12	± 12.6		V

OP07

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE						
T_A = 25°C						
Slew Rate	SR	R _L ≥ 2 kΩ ³	0.1	0.3		V/μs
Closed-Loop Bandwidth	BW	A _{VOL} = 1 ⁵	0.4	0.6		MHz
Open-Loop Output Resistance	R _O	V _O = 0, I _O = 0		60		Ω
Power Consumption	P _d	V _S = ±15 V, No load		75	120	mW
		V _S = ±3 V, No load		4	6	mW
Offset Adjustment Range	R _P	R _P = 20 kΩ			±4	mV

¹ Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

² Long-term input offset voltage stability refers to the averaged trend time of V_{OS} vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is sample tested.

³ Sample tested.

⁴ Guaranteed by design.

⁵ Guaranteed but not tested.

OP07C ELECTRICAL CHARACTERISTICS

V_S = ±15 V, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
T_A = 25°C						
Input Offset Voltage ¹	V _{OS}			60	150	μV
Long-Term V _{OS} Stability ²	V _{OS} /Time			0.4	2.0	μV/Month
Input Offset Current	I _{OS}			0.8	6.0	nA
Input Bias Current	I _B			±1.8	±7.0	nA
Input Noise Voltage	e _n p-p	0.1 Hz to 10 Hz ³		0.38	0.65	μV p-p
Input Noise Voltage Density	e _n	f _o = 10 Hz		10.5	20.0	nV/√Hz
		f _o = 100 Hz ³		10.2	13.5	nV/√Hz
		f _o = 1 kHz		9.8	11.5	nV/√Hz
Input Noise Current	I _n p-p			15	35	pA p-p
Input Noise Current Density	I _n	f _o = 10 Hz		0.35	0.90	pA/√Hz
		f _o = 100 Hz ³		0.15	0.27	pA/√Hz
		f _o = 1 kHz		0.13	0.18	pA/√Hz
Input Resistance, Differential Mode ⁴	R _{IN}		8	33		MΩ
Input Resistance, Common Mode	R _{INCM}				120	GΩ
Input Voltage Range	IVR		±13	±14		V
Common-Mode Rejection Ratio	CMRR	V _{CM} = ±13 V	100	120		dB
Power Supply Rejection Ratio	PSRR	V _S = ±3 V to ±18 V		7	32	μV/V
Large Signal Voltage Gain	A _{VO}	R _L ≥ 2 kΩ, V _O = ±10 V	120	400		V/mV
		R _L ≥ 500 Ω, V _O = ±0.5 V, V _S = ±3 V ⁴	100	400		V/mV
-40°C ≤ T_A ≤ +85°C						
Input Offset Voltage ¹	V _{OS}			85	250	μV
Voltage Drift Without External Trim ⁴	TCV _{OS}			0.5	1.8	μV/°C
Voltage Drift with External Trim ³	TCV _{OSN}	R _P = 20 kΩ		0.4	1.6	μV/°C
Input Offset Current	I _{OS}			1.6	8.0	nA
Input Offset Current Drift	TCI _{OS}			12	50	pA/°C
Input Bias Current	I _B			±2.2	±9.0	nA
Input Bias Current Drift	TCI _B			18	50	pA/°C
Input Voltage Range	IVR		±13	±13.5		V
Common-Mode Rejection Ratio	CMRR	V _{CM} = ±13 V	97	120		dB
Power Supply Rejection Ratio	PSRR	V _S = ±3 V to ±18 V		10	51	μV/V
Large Signal Voltage Gain	A _{VO}	R _L ≥ 2 kΩ, V _O = ±10 V	100	400		V/mV

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OUTPUT CHARACTERISTICS T_A = 25°C						
Output Voltage Swing	V _O	R _L ≥ 10 kΩ R _L ≥ 2 kΩ R _L ≥ 1 kΩ	±12.0 ±11.5 ±12.0	±13.0 ±12.8 ±12.0		V V V
-40°C ≤ T_A ≤ +85°C						
Output Voltage Swing	V _O	R _L ≥ 2 kΩ	±12	±12.6		V
DYNAMIC PERFORMANCE T_A = 25°C						
Slew Rate	SR	R _L ≥ 2 kΩ ³	0.1	0.3		V/μs
Closed-Loop Bandwidth	BW	A _{VOL} = 1 ⁵	0.4	0.6		MHz
Open-Loop Output Resistance	R _O	V _O = 0, I _O = 0		60		Ω
Power Consumption	P _d	V _S = ±15 V, No load	80	150		mW
		V _S = ±3 V, No load	4	8		mW
Offset Adjustment Range		R _P = 20 kΩ		±4		mV

¹ Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

² Long-term input offset voltage stability refers to the averaged trend time of V_{OS} vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is sample tested.

³ Sample tested.

⁴ Guaranteed by design.

⁵ Guaranteed but not tested.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Ratings
Supply Voltage (V_S)	$\pm 22\text{ V}$
Input Voltage ¹	$\pm 22\text{ V}$
Differential Input Voltage	$\pm 30\text{ V}$
Output Short-Circuit Duration	Indefinite
Storage Temperature Range S and P Packages	-65°C to $+125^\circ\text{C}$
Operating Temperature Range OP07E	0°C to 70°C
OP07C	-40°C to $+85^\circ\text{C}$
Junction Temperature	150°C
Lead Temperature, Soldering (60 sec)	300°C

¹For supply voltages less than $\pm 22\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance


Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead PDIP (P-Suffix)	103	43	$^\circ\text{C/W}$
8-Lead SOIC_N (S-Suffix)	158	43	$^\circ\text{C/W}$

ESD CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




TYPICAL PERFORMANCE CHARACTERISTICS




00316-003




00316-004




00316-005



00316-006



00316-007



00316-008

OP07




Figure 9. Input Bias Current vs. Temperature




Figure 10. Input Offset Current vs. Temperature




Figure 12. Total Input Noise Voltage vs. Frequency




Figure 13. Input Wideband Noise vs. Bandwidth,
0.1 Hz to Frequency Indicated




Figure 11. Low Frequency Noise










Figure 14. CMRR vs. Frequency



OP07




Figure 21. Power Consumption vs. Power Supply




Figure 22. Output Short-Circuit Current vs. Time




Figure 23. Untrimmed Offset Voltage vs. Temperature




Figure 24. Trimmed Offset Voltage vs. Temperature






Figure 25. Offset Voltage Drift vs. Time


TYPICAL APPLICATIONS




00316-026




00316-029




00316-027



00316-030




00316-028



00316-031

OP07




NOTES
1. PINOUT SHOWN FOR P PACKAGE

Figure 32. High Stability Thermocouple Amplifier

APPLICATIONS INFORMATION

The OP07 provides stable operation with load capacitance of up to 500 pF and ± 10 V swings; larger capacitances should be decoupled with a 50 Ω decoupling resistor.


Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can degrade drift performance. Therefore, best operation is obtained when both input contacts are maintained at the same temperature, preferably close to the package temperature.



NOTES
1. PINOUT SHOWN FOR P PACKAGE

Figure 33. Precision Absolute-Value Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.


06656-A

Figure 34. 8-Lead Standard Small Outline Package [SOIC_N]

Narrow Body S-Suffix

(R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-001
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
 CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

070605-A

Figure 35. 8-Lead Plastic Dual-in-Line Package [PDIP]

P-Suffix

(N-8)

Dimensions shown in inches and (millimeters)

OP07

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
OP07EP	0°C to 70°C	8-Lead PDIP	N-8 (P-Suffix)
OP07EPZ ¹	0°C to 70°C	8-Lead PDIP	N-8 (P-Suffix)
OP07CP	0°C to 70°C	8-Lead PDIP	N-8 (P-Suffix)
OP07CPZ ¹	-40°C to +85°C	8-Lead PDIP	N-8 (P-Suffix)
OP07CS	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)
OP07CSZ ¹	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)
OP07CSZ-REEL ¹	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)
OP07CSZ-REEL7 ¹	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)

¹ Z = RoHS Compliant Part.

NOTES

OP07

NOTES

©2006-2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D00316-0-7/09(E)



www.analog.com