

# E-Band Low Noise Downconverter SiP, 81 GHz to 86 GHz

## **Data Sheet**

## **FEATURES**


Conversion gain: 10 dB typical Image rejection: 30 dBc typical Noise figure: 5 dB typical Input IP3: 1 dBm typical Input IP2: 26 dBm typical Input P1dB: -5 dBm typical 6× LO leakage at RFIN: <-55 dBm typical I/Q amplitude imbalance: 0.5 dB typical I/Q phase imbalance: 5° typical Fully integrated, surface-mount, 34-terminal, 11 mm × 13 mm LGA\_CAV package

#### **APPLICATIONS**

**E-band communication systems** High capacity wireless backhauls **Test and measurement** Aerospace and defense

# **ADMV7420**

## FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The ADMV7420 is a fully integrated system in package (SiP) in phase/quadrature (I/Q) downconverter that operates between an intermediate frequency (IF) output range of dc and 2 GHz and a radio frequency (RF) input range of 81 GHz and 86 GHz. The device provides a small signal conversion gain of 10 dB with 30 dBc of image rejection. The ADMV7420 uses a low noise amplifier followed by an image rejection mixer that is driven by a 6× local oscillator (LO) multiplier. Differential I and Q mixer outputs are provided for direct conversion applications. Alternatively, the outputs can be combined using an external 90° hybrid and two external 180° hybrids for single-ended applications.

The ADMV7420 comes in a fully integrated, surface-mount, 34-terminal, 11 mm  $\times$  13 mm, chip array small outline no lead cavity (LGA\_CAV) package. The ADMV7420 operates over the -40°C to +85°C case temperature range.

#### Rev. B

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	4
Thermal Resistance	4
ESD Caution	4
Pin Configuration and Function Descriptions	5
Interface Schematics	6
Typical Performance Characteristics	7

Return Loss and 6× LO Leakage	19
Spurious Performance	
Theory of Operation	
Applications Information	
Power-Up Bias Sequence	
Power-Down Sequence	
Layout	
Typical Application Circuit	
Outline Dimensions	
Ordering Guide	25

## **REVISION HISTORY**

10/2021—Rev. A to Rev. B
Updated Outline Dimensions

10/2019—Revision A: Initial Version

## **SPECIFICATIONS**

 $T_A = -40^{\circ}$ C to +85°C, IF = 1 GHz, LO power = 4 dBm, VD\_AMP = +4 V, VG\_MIXER = -1 V, VD\_MULT = +1.5 V, VD12\_LNA = +2 V, and VD34\_LNA = +4 V, unless otherwise noted. Measurements performed as a downconverter with upper sideband selected and an external 90° hybrid followed by two external 180° hybrids at the IF ports, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit
OPERATING CONDITIONS					
Frequency Range					
RF		81		86	GHz
LO		13.2		14.6	GHz
IF Output		DC		2	GHz
LO Drive Level Range		0	4	8	dBm
PERFORMANCE					
Conversion Gain		6	10	17	dB
Gain Flatness			2		dB
Image Rejection		15	30		dBc
Input Power for 1 dB Compression (Input P1dB)		-13	-5		dBm
Input Third-Order Intercept (Input IP3)		-6	1		dBm
Input Second-Order Intercept (Input IP2)		14	26		dBm
6× LO Leakage at the RF Input Port (RFIN)			-55	-50	dBm
I/Q Amplitude Imbalance			0.5	3	dB
I/Q Phase Imbalance		-10	5	10	Degrees
Noise Figure			5	8	dB
Return Loss					
RFIN			10		dB
LO Input Port (LOIN)			10		dB
Baseband Output Port <sup>1</sup>			10		dB
DIFFERENTIAL BASEBAND OUTPUT PORT IMPEDANCE			100		Ω
LOIN PORT IMPEDANCE			50		Ω
POWER SUPPLY					
DC Power Dissipation			1	1.25	W
Low Noise Amplifier Gate Voltage	VG12_LNA, VG34_LNA	-2		0	V
Low Noise Amplifier Drain Voltage					
First and Second Stage	VD12_LNA	1.9	2	2.1	V
Third and Fourth Stage	VD34_LNA	3.8	4	4.2	V
Multiplier Drain Voltage	VD_MULT	1.42	1.5	1.58	V
Multiplier Gate Voltage	VG_MULT	-2		0	V
Mixer Gate Voltage	VG_MIX	-2		0	V
Low Noise Amplifier Supply Current	IVD12_LNA and IVD34_LNA		66		mA
Amplifier Drain Current	I <sub>VD_AMP</sub>		175		mA
Multiplier Drain Current			80		mA

<sup>1</sup> Measurements taken without external hybrids at the IF ports.

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Devementer	Dating
Parameter	Rating
VD_AMP	4.5 V
VD_MULT	3 V
VD12_LNA and VD34_LNA	4.5 V
VG_AMP	-3 V to +0.2 V
VG_MULT	−3 V to +0.2 V
VG12_LNA and VG34_LNA	−3 V to +0.2 V
LO Drive	10 dBm
Baseband Input (IF_IP, IF_IN, IF_QP, and IF_QN)	4 dBm
IF Source and Sink Current	3 mA
Nominal Junction Temperature ( $T_A = 85^{\circ}C$ )	137°C
Maximum Junction Temperature (to Maintain 3 Million Hours Mean Time to Failure (MTTF))	175°C
Operating Temperature Range	–40°C to +85°C
Storage Temperature Range	–55°C to +150°C
Maximum Peak Reflow Temperature for Moisture Sensitivity Level 3 (MSL3)	260°C
Thermal Humidity Bias (THB)	JESD22-A101 <sup>1, 2, 3</sup>
Thermal Humidity Storage (THS)	JESD22-A101 <sup>1,3</sup>
Electrostatic Discharge (ESD) Sensitivity	
Human Body Model (HBM)	300 V
Field Induced Charged Device Model (FICDM)	500 V

<sup>1</sup> Samples subject to preconditioning (per J-STD-020 Level 3) prior to the start of the stress test. Level 3 preconditioning consists of the following: bake for 24 hours at 125°C, unbiased soak for 192 hours at 30°C and 60% relative humidity (RH), and reflow of three passes through an oven with a peak temperature of 260°C.

<sup>2</sup> Results valid for 400 mW of nominal dc power dissipation for all active devices. Analog Devices, Inc., recommends that users perform their own THB test for all other bias conditions.

<sup>3</sup> Valid for package vent hole solder sealed or unsealed during test.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JC}$  is the junction to case (or die to package) thermal resistance.

#### Table 3. Thermal Resistance<sup>1</sup>

Package Type	οις	Unit
CE-34-2	52.4	°C/W


 $^1$  Thermal impedance simulated values are based on a JEDEC 2S2P test board with 11 mm  $\times$  13 mm thermal vias. Refer to JEDEC standard JESD51-2 for additional information.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



NOTES 1. EXPOSED PADS. THE EXPOSED GROUND PADS MUST BE CONNECTED TO RF AND DC GROUND.

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions								
Pin No.	Mnemonic	Description						
1, 6 to 12, 14, 16, 17, 19, 21 to 23, 25, 27, 29, 31, 34	GND	Ground Connections. These pins must be connected to RF and dc ground.						
2	IF_IP	Positive IF In Phase Output. This pin is dc-coupled. When operation to dc is not required, block this pin externally using a series capacitor with a value chosen to pass the necessary frequency range. For operation to dc, this pin must not source or sink more than 3 mA of current or device malfunction and device failure may result.						
3	IF_IN	Negative IF In Phase Output. This pin is dc-coupled. When operation to dc is not required, block this pin externally using a series capacitor with a value chosen to pass the necessary frequency range. For operation to dc, this pin must not source or sink more than 3 mA of current or device malfunction and device failure may result.						
4	IF_QN	Negative IF Quadrature Output. This pin is dc-coupled. When operation to dc is not required, block this pin externally using a series capacitor with a value chosen to pass the necessary frequency range. For operation to dc, this pin must not source or sink more than 3 mA of current or device malfunction and device failure may result.						
5	IF_QP	Positive IF Quadrature Output. This pin is dc-coupled. When operation to dc is not required, block this pin externally using a series capacitor with a value chosen to pass the necessary frequency range. For operation to dc, this pin must not source or sink more than 3 mA of current or device malfunction and device failure may result.						
13	VD34_LNA	Drain Voltage for the Third and Fourth Stage Low Noise Amplifier. See Figure 75 for the recommended external components.						
15	VG34_LNA	Gate Voltage for the Third and Fourth Stage Low Noise Amplifier. See Figure 75 for the recommended external components.						
18	VD12_LNA	Drain Voltage for the First and Second Stage Low Noise Amplifier. See Figure 75 for the recommended external components.						
20	VG12_LNA	Gate Voltage for the First and Second Stage Low Noise Amplifier. See Figure 75 for the recommended external components.						

Pin No.	Mnemonic	Description
24	LOIN	LO Input. This pin is dc-coupled and matched to 50 $\Omega$ .
26	VG_MULT	Gate Voltage for the LO Multiplier. See Figure 75 for the recommended external components.
28	VD_MULT	Drain Voltage for the LO Multiplier. See Figure 75 for the recommended external components.
30	VG_AMP	Gate Voltage for the LO Amplifier. See Figure 75 for the recommended external components.
32	VD_AMP	Drain Voltage for the LO Amplifier. See Figure 75 for the recommended external components.
33	VG_MIXER	Gate Voltage for the Field Effect Transistor (FET) Mixer. See Figure 75 for the recommended external components.
PORT 1	RFIN	WR-12 Waveguide Port. This port is ac-coupled and matched to the waveguide input impedance.
	EPAD	Exposed Pads. The exposed ground pads must be connected to RF and dc ground.

## **INTERFACE SCHEMATICS**






Figure 4. IF\_IP, IF\_IN, IF\_QN, IF\_QP, and VG\_MIXER Interface Schematic



Figure 5. VD12\_LNA and VD34\_LNA Interface Schematic



Figure 6. VG12\_LNA and VG34\_LNA Interface Schematic







Figure 7. VG\_MULT, VD\_MULT, VG\_AMP, and VD\_AMP Interface Schematic





## **TYPICAL PERFORMANCE CHARACTERISTICS**


T<sub>A</sub> = 25°C, IF = 1 GHz, RFIN = -20 dBm combined, LO power = +4 dBm, and upper sideband selected, unless otherwise noted.

























 $T_A = 25^{\circ}C$ , IF = 0.1 GHz, RFIN = -20 dBm combined, LO power = +4 dBm, and upper sideband selected, unless otherwise noted.













Figure 31. Amplitude Imbalance vs. RF Frequency over Temperature




























Figure 41. Input IP3 vs. RF Frequency over Temperature































**ADMV7420** 

#### Downloaded from Arrow.com.

 $T_A = 25^{\circ}C$ , IF = 2 GHz, RFIN = -20 dBm combined, LO power = +4 dBm, and upper sideband selected, unless otherwise noted.





50 45 40 35 INPUT IP2 (dBm) 30 25 20 15 +85°C +25°C –40°C 10 5 0 20970-063 81.0 81.5 82.0 82.5 83.0 83.5 84.0 84.5 85.0 85.5 86.0 RF FREQUENCY (GHz) Figure 60. Input IP2 vs. RF Frequency over Temperature









Figure 61. Amplitude Imbalance vs. RF Frequency over Temperature























#### **RETURN LOSS AND 6× LO LEAKAGE**






LO Frequency = 14.3 GHz







### **SPURIOUS PERFORMANCE**

 $T_A = 25^{\circ}$ C, IF = 1 GHz, RFIN = -20 dBm, and LO input = +4 dBm, unless otherwise noted. Mixer spurious products are measured in dBc from the IF output power level single-ended for frequencies below 50 GHz, with all other IF ports terminated. Spur values are (M × RF) – (N × LO). N/A means not applicable.

			N×LO									
		0	1	2	3	4	5	6	7	8	12	18
	0	N/A	-39	-80	-71	N/A						
	1	N/A	N/A	-72	-80	-79	-85	0	-88	-82	N/A	N/A
M×RF	2	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-35	N/A
	3	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-95
	4	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
	5	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

M × N Spurious Outputs, RF = 81 GHz, LO = 13.667 GHz

 $M \times N$  Spurious Outputs, RF = 83.5 GHz, LO = 14.083 GHz

			N×LO									
		0	1	2	3	4	5	6	7	8	12	18
	0	N/A	-33	-63	-53	N/A						
	1	N/A	N/A	N/A	-71	-78	-49	0	-46	-80	N/A	N/A
M×RF	2	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-32	N/A
	3	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-55
	4	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
	5	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

## $M \times N$ Spurious Outputs, RF = 86 GHz, LO = 14.5 GHz

			N×LO									
		0	1	2	3	4	5	6	7	8	12	18
	0	N/A	-35	-81	-71	N/A						
	1	N/A	N/A	N/A	-71	-81	-88	0	-87	-83	N/A	N/A
M×RF	2	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-37	N/A
	3	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	-96
	4	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
	5	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

## **THEORY OF OPERATION**

The ADMV7420 is a fully integrated SiP, I/Q low noise downconverter that consists of two functional blocks.

The RFIN port of the ADMV7420 is connected to the gallium arsenide (GaAs), low noise amplifier that consists of four stages of low noise amplification that feed into the second block.

The second block is a GaAs, I/Q downconverter with an integrated LO buffer and 6× multiplier. The 6× multiplier allows the use of a lower frequency range LO input signal, typically between 13.2 GHz and 14.6 GHz. The 6× multiplier is

implemented using a cascade of 3× and 2× multipliers. The LO buffer amplifiers are included on chip to allow a typical LO drive level of 4 dBm for typical performance. The LO path feeds a quadrature splitter followed by on-chip baluns that drive the I and Q mixer cores. The mixer cores comprise singly balanced passive mixers. The RF input of the I and Q mixers are then driven through an on-chip Wilkinson power splitter, which is then fed by the first block of the ADMV7420.

## APPLICATIONS INFORMATION POWER-UP BIAS SEQUENCE

The ADMV7420 functional blocks use active multiple amplifier and multiplier stages that all use depletion mode pseudomorphic high electron mobility transistors (pHEMTs). To ensure transistor damage does not occur, use the following power-up bias sequence and do not apply RF power to the device on the LO or IF ports unless otherwise noted:

- 1. Apply a –2 V bias to VG\_MULT, VG\_AMP, VG12\_LNA, and VG34\_LNA.
- 2. Apply a -1 V bias to VG\_MIXER.
- 3. Apply a 2 V bias to VD12\_LNA.
- 4. Apply a 1.5 V bias to VD\_MULT.
- 5. Apply a 4 V bias to VD\_AMP and VD34\_LNA.
- 6. Adjust VG\_AMP between −2 V and 0 V to achieve a total I<sub>VD\_AMP</sub> current of 175 mA.
- 7. Adjust VG12\_LNA between -2 V and 0 V to achieve a total  $I_{VD12_LNA}$  current of 22 mA.
- 8. Adjust VG34\_LNA between -2 V and 0 V to achieve a total I<sub>VD34\_LNA</sub> current of 44 mA.
- Apply a LO input signal on the LO port and adjust VG\_MULT between -2 V and 0 V to achieve a total IVD\_MULT current of 80 mA.

(Ø0.563)

## **POWER-DOWN SEQUENCE**


To power down the ADMV7420, take the following steps:

- 1. Apply a 0 V bias to VD\_MULT, VD\_AMP, VD12\_LNA, and VD34\_LNA.
- 2. Apply a 0 V bias to VG\_MIXER.
- 3. Apply a 0 V bias to VG\_MULT, VG\_AMP, VG12\_LNA, and VG34\_LNA.

#### LAYOUT

Solder the exposed pad on the underside of the ADMV7420 to a low thermal and electrical impedance ground plane. This pad is typically soldered to an exposed opening in the solder mask. Connect these ground vias to all other ground layers to maximize heat dissipation from the device package.

Figure 73 illustrates the recommended mechanical layout on the interface plate used to interface to the WR-12 waveguide opening of the ADMV7420.The recommended PCB land pattern footprint is shown in Figure 74.



8. USE ELECTRONIC DATA FOR ALL GEOMETRY THAT IS NOT DIMENSIONED. Figure 73. Recommended Standard WR-12 Footprint

# ADMV7420






Figure 74. PCB Land Pattern Footprint

## **TYPICAL APPLICATION CIRCUIT**

Figure 75 shows the typical application circuit.



## **OUTLINE DIMENSIONS**



#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADMV7420BCEZ	-40°C to +85°C	34-Terminal Chip Array Small Outline No Lead Cavity [LGA_CAV]	CE-34-2
ADMV7420-EVALZ		Evaluation Board	

 $^{1}$  Z = RoHS Compliant Part.

©2019-2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D20970-10/21(B)



www.analog.com

Rev. B | Page 25 of 25