

High Speed, Low Power Monolithic Op Amp

AD848/AD849

FEATURES

725 MHz Gain Bandwidth - AD849 175 MHz Gain Bandwidth - AD848 4.8 mA Supply Current 300 V/µs Slew Rate

80 ns Settling Time to 0.1% for a 10 V Step - AD849 Differential Gain: AD848 = 0.07%, AD849 = 0.08% Differential Phase: AD848 = 0.08°, AD849 = 0.04°

Drives Capacitive Loads

DC RERKORMANCE

3 nV/\Hz\Input Voltage Noise - AD849

85 V/mV Open Loop Gain into a 1 ks Load - AD849

1 mV/mak Input Offset Voltage

Performance Specified for ±5 V and ±15 V Operation

Available in Plastic, illerinetic Cerdip and Small Outline Packages. Chips and MILEST D-883B Parts Available.

Available in Tape and Reel in Accordance with **EIA-481A Standard**

APPLICATIONS

Cable Drivers

8- and 10-Bit Data Acquisition Systems

Video and R_F Amplification

Signal Generators

PRODUCT DESCRIPTION

The AD848 and AD849 are high speed, low power monolithic operational amplifiers. The AD848 is internally compensated so that it is stable for closed loop gains of 5 or greater. The AD849 is fully decompensated and is stable at gains greater than 24. The AD848 and AD849 achieve their combination of fast ac and good dc performance by utilizing Analog Devices' junction isolated complementary bipolar (CB) process. This process enables these op amps to achieve their high speed while only requiring 4.8 mA of current from the power supplies.

The AD848 and AD849 are members of Analog Devices' family of high speed op amps. This family includes, among others, the AD847 which is unity gain stable, with a gain bandwidth of 50 MHz. For more demanding applications, the AD840, AD841 and AD842 offer even greater precision and greater output current drive.


The AD848 and AD849 have good dc performance. When operating with ±5 V supplies, they offer open loop gains of 13 V/mV (AD848 with a 500 Ω load) and low input offset voltage of 1 mV maximum. Common-mode rejection is a minimum of 92 dB. Output voltage swing is ±3 V even into loads as low as 150Ω .

REV. B


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAMS

Plastic (N). Small Outline (R) and Cerdip (Q) Packages



20-Terminal LCC Pinout



APPLICATIONS HIGHLIGHTS

- 1. The high slew rate and fast settling time of the AD848 and AD849 make them ideal for video instrumentation circuitry, low noise pre-amps and line drivers.
- 2. In order to meet the needs of both video and data acquisition applications, the AD848 and AD849 are optimized and tested for ± 5 V and ± 15 V power supply operation.
- 3. Both amplifiers offer full power bandwidth greater than 20 MHz (for 2 V p-p with ±5 V supplies).
- 4. The AD848 and AD849 remain stable when driving any capacitive load.
- 5. Laser wafer trimming reduces the input offset voltage to 1 mV maximum on all grades, thus eliminating the need for external offset nulling in many applications.
- 6. The AD848 is an enhanced replacement for the LM6164 series and can function as a pin-for-pin replacement for many high speed amplifiers such as the HA2520/2/5 and EL2020 in applications where the gain is 5 or greater.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

$AD848/AD849 - SPECIFICATIONS \ (@\ T_A = +25^{\circ}C, \ unless \ otherwise \ noted)$

16.11	G Put	***	1	AD848			AD848/		TT
Model	Conditions	V _s	Min	Тур	Max	Min	<u> </u>	Max	Units
INPUT OFFSET VOLTAGE ¹		±5 V		$0.2 \\ 0.5$	1 2.3		$0.2 \\ 0.5$	1 2.3	mV
	T _{MIN} to T _{MAX}	±15 V ±5 V		0.5	2.3 1.5		0.5	2.3 2	mV mV
	I MIN to I MAX	±15 V			3.0			3.5	mV
Offset Drift		±5 V, ±15 V		7	5.0		7	0.0	μV/°C
INPUT BIAS CURRENT		±5 V, ±15 V		3.3	6.6		3.3	6.6/5	μA
	T _{MIN} to T _{MAX}	±5 V, ±15 V			7.2			7.5	μA
INPUT OFFSET CURRENT		±5 V, ±15 V		50	300		50	300	nA
Offset Current Drift	T _{MIN} to T _{MAX}	±5 V, ±15 V ±5 V, ±15 V		0.3	400		0.3	400	nA nA/°C
OPEN LOOP GAIN	$V_{\rm O} = \pm 2.5 \text{ V}$	±5 V							
OLEN LOOF GAIN	$R_{LOAD} = 500 \Omega$	±3 v	9	13		9	13		V/mV
	T _{MIN} to T _{MAX}		7			7/5			V/mV
	$R_{LOAD} = 150 \Omega$			8			8		V/mV
	$V_{OUT} = \pm 10 \text{ V}$	±15 V							
	$R_{LOAD} = 1 k\Omega$		12	20		12	20		V/mV
	T_{MIN} to T_{MAX}		8			8/6			V/mV
DYNAMIC PERFORMANCE				405			105		
Gain Bandwidth	A _{VCL} 5	±5 V		125			125		MHz
Full Power Bandwidth?	V ₀ = 2 V D D.	±15V		175			175		MHz
run Fower Balldwidth	$V_0 = 2 \text{ V p p}$, $R_1 = 500 \Omega$	$\int_{\pm 5}^{\pm 5}$ \	7	24			24		MHz
	$V_0 = 20 \text{ Vp-p}$	- /	/	~ · ·			~ -		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	$R_L = 1 k\Omega$	±15/V /	l .	4.7	_	<u> </u>	4.7		MHz
Slew Rate		±5/V / / /	'	20/0	/ _	+ J L	200	_	V/µs
	$R_{LOAD} = 1 \text{ k}\Omega$	15 <i>y</i> / /	225	3 0 0 65		225	-39 0	_ 7	V/µs
Settling Time to 0.1%	-2.5 V to +2.5 V	+±5V / L	L			7	6/5	$^{\prime}$	ns
DI M. d	10 V Step, $A_V = -4$	±15 V		100/		1	100 /	/	n/s
Phase Margin	$C_{LOAD} = 10 \text{ pF}$ $R_{LOAD} = 1 \text{ k}\Omega$	±15 V	\longrightarrow	[60]			\int_{60} /	- /	Degrees
DIFFERENTIAL GAIN	f = 4.4 MHz	±15 V		0.07	$\overline{}$	7	$\frac{100}{0.07}$		/%
DIFFERENTIAL PHASE	f = 4.4 MHz	±15 V		0.08		+ -	0.07		Degree
COMMON-MODE REJECTION	$V_{CM} = \pm 2.5 \text{ V}$	±5 V	92	105		92	105	-	dB
COMMON-MODE REJECTION	$V_{CM} = \pm 2.3 \text{ V}$ $V_{CM} = \pm 12 \text{ V}$	±15 V	92	105		92	105		dB
	T_{MIN} to T_{MAX}		88	100		88	100		dB
POWER SUPPLY REJECTION	$V_S = \pm 4.5 \text{ V to } \pm 18 \text{ V}$		85	98		85	98		dB
TOWER SOFFET REJECTION	$V_S = \pm 4.3 \text{ V to } \pm 18 \text{ V}$ $T_{MIN} \text{ to } T_{MAX}$		80	30		80	30		dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V		5			5		nV/√ Hz
INPUT CURRENT NOISE	f = 10 kHz	±15 V		1.5			1.5		pA/√ Hz
INPUT COMMON-MODE									
VOLTAGE RANGE		±5 V		+4.3			+4.3		V
				-3.4			-3.4		V
		±15 V		+14.3			+14.3		V
				-13.4			-13.4		V
OUTPUT VOLTAGE SWING	$R_{LOAD} = 500 \Omega$	±5 V	3.0	3.6		3.0	3.6		±V
	$R_{LOAD} = 150 \Omega$	±5 V	2.5	3		2.5	3		±V
	$R_{LOAD} = 50 \Omega$	±5 V		1.4			1.4		±V
	$R_{LOAD} = 1 k\Omega$	±15 V	12			12			±V
	$R_{LOAD} = 500 \Omega$	±15 V	10			10			±V
SHORT CIRCUIT CURRENT		±15 V		32			32		mA
INPUT RESISTANCE				70			70		kΩ
INPUT CAPACITANCE				1.5			1.5		pF
OUTPUT RESISTANCE	Open Loop			15		1	15		Ω
POWER SUPPLY									l
Operating Range			±4.5		±18	±4.5		±18	V.
Quiescent Current		±5 V		4.8	6.0		4.8	6.0	mA
	T_{MIN} to T_{MAX}	115 37		E 1	7.4		E 1	7.4/8.3	
	T to T	±15 V		5.1	6.8		5.1	6.8	mA
	T_{MIN} to T_{MAX}	1	1		8.0	1		8.0/9.0	mA

NOTES ¹Input offset voltage specifications are guaranteed after 5 minutes at $T_A = +25^{\circ}C$. ²Full power bandwidth = slew rate/2 π V_{PEAK}. Refer to Figure 1. All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested. Specifications subject to change without notice.

	G. Wil	***	AD849J	AD849A/S	.
Model	Conditions	V _S	Min Typ Max	Min Typ Max	Units
INPUT OFFSET VOLTAGE ¹		±5 V ±15 V	0.3 1 0.3 1	0.1 0.75 0.1 0.75	mV mV
	T _{MIN} to T _{MAX}	±15 V ±5 V	1.3	1.0	mV
	1 MIN to 1 MAX	±15 V	1.3	1.0	mV
Offset Drift		±5 V, ±15 V	2	2	μV/°C
INPUT BIAS CURRENT		±5 V, ±15 V	3.3 6.6	3.3 6.6/5	μА
	T_{MIN} to T_{MAX}	±5 V, ±15 V	7.2	7.5	μA
INPUT OFFSET CURRENT		±5 V, ±15 V	50 300	50 300	nA
000 + 00 + 10 + 10	T_{MIN} to T_{MAX}	±5 V, ±15 V	400	400	nA
Offset Current Drift		±5 V, ±15 V	0.3	0.3	nA/°C
OPEN LOOP GAIN	$V_{\rm O}=\pm 2.5~{ m V}$	±5 V			
	$R_{LOAD} = 500 \Omega$		30 50	30 50	V/mV
	T_{MIN} to T_{MAX}		20	20/15	V/mV
	$R_{LOAD} = 150 \Omega$	±15 V	32	32	V/mV
\frown	$V_{OUT} = \pm 10 \text{ V}$ $R_{LOAD} = 1 \text{ k}\Omega$	±13 V	45 85	45 85	V/mV
	T_{MIN} to T_{MAX}		30	30/25	V/mV
DYNAMIC PERFORMANCE					
Gain Bandwidth	AVCL 25	±5 V	520	520	MHz
\bigcirc // \bigcirc <		±15 V	725	725	MHz
Full Power Bandwidth ²	$V_0 = 2V p-p$		20		
	$R_1 = 500 \Omega$	\±5\V / /	20	20	MHz
	$V_{O} = 20 \text{ M p-p},$	$\int_{\pm 15} V / \int$	$\int_{4.7}$	4.7	MHz
Slew Rate	-R _L - 1/22/	$\int \pm 5 \text{V}$	$\int \frac{1}{200}$	1 200	V/µs
	$R_{LOAD} = 1 \text{ k}\Omega$	1 1 15 √ /	225 / 300	225, 300	V/µs
Settling Time to 0.1%	-2.5 V to +2.5 V	±5 V/	65	65	113
DI	10 V Step, $A_V = -24$	±15/V	+ / /80 ·	/ 80 / /	ns_
Phase Margin	$C_{LOAD} = 10 \text{ pF}$	±15 V	4 60		Board
DIEEEDENTIAL CAIN	$R_{LOAD} = 1 \text{ k}\Omega$ f = 4.4 MHz	115 37	0.08	0.08	Degre
DIFFERENTIAL GAIN DIFFERENTIAL PHASE	f = 4.4 MHz	±15 V ±15 V	0.08	0.08	Degre
COMMON-MODE REJECTION				+	dB7
COMMON-MODE REJECTION	$V_{CM} = \pm 2.5 \text{ V}$ $V_{CM} = \pm 12 \text{ V}$	±5 V ±15 V	100 115 100 115	100 115 100 115	dB/
	T_{MIN} to T_{MAX}	±10 V	96	96	dB
POWER SUPPLY REJECTION	$V_S = \pm 4.5 \text{ V to } \pm 18 \text{ V}$		98 120	98 120	dB
1011211211211212	T_{MIN} to T_{MAX}		94	94	dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V	3	3	nV/√Ī
INPUT CURRENT NOISE	f = 10 kHz	±15 V	1.5	1.5	pA/√I
INPUT COMMON-MODE					1
VOLTAGE RANGE		±5 V	+4.3	+4.3	V
			-3.4	-3.4	V
		±15 V	+14.3	+14.3	V
			-13.4	-13.4	V
OUTPUT VOLTAGE SWING	$R_{LOAD} = 500 \Omega$	±5 V	3.0 3.6 2.5 3	3.0 3.6 2.5 3	±V
	$R_{LOAD} = 150 \Omega$ $R_{LOAD} = 50 \Omega$	±5 V ±5 V	1.4	2.5 3 1.4	±V ±V
	$R_{LOAD} = 30.22$ $R_{LOAD} = 1 \text{ k}\Omega$	±15 V	12	12	$\pm V$
	$R_{LOAD} = 500 \Omega$	±15 V	10	10	±V
SHORT CIRCUIT CURRENT		±15 V	32	32	mA
INPUT RESISTANCE			25	25	kΩ
INPUT CAPACITANCE			1.5	1.5	pF
OUTPUT RESISTANCE	Open Loop		15	15	Ω
POWER SUPPLY	- r ·r				
Operating Range			±4.5 ±18	±4.5 ±18	V
Quiescent Current		±5 V	4.8 6.0	4.8 6.0	mA
	T_{MIN} to T_{MAX}		7.4	7.4/8.3	mA
		±15 V	5.1 6.8	5.1 6.8	mA
	T_{MIN} to T_{MAX}	1	8.0	8.0/9.0	mA

NOTES 1 Input offset voltage specifications are guaranteed after 5 minutes at T_{A} = +25°C. 2 Full power bandwidth = slew rate/2 π V $_{PEAK}$. Refer to Figure 1.

All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested. Specifications subject to change without notice.

AD848/AD849

ABSOLUTE MAXIMUM RATINGS¹ METALIZATION PHOTOGRAPH Contact factory for latest dimensions. (AD848 and AD849 are identical Internal Power Dissipation² except for the part number in the upper right.) Dimensions shown in inches and (mm). Small Outline (R) 0.9 Watts Cerdip (Q) 1.1 Watts Input Voltage $\pm V_S$ Differential Input Voltage ±6 V NULL Storage Temperature Range (Q) -65°C to +150°C (N, R) $-65^{\circ}C$ to $+125^{\circ}C$ Junction Temperature+175°C Lead Temperature Range (Soldering 60 sec) +300°C 0.054 ¹Stresses above those listed under "Absolute Maximum Ratings" may cause per-6 OUTPUT manent damage to the device. This is a stress rating only, and functional operaon of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. $^{2}LCC : \theta_{JA} = 150^{7}C/W$ att Mini QIP Package: θ_{JA} = 110°C/Watt Cordip Package: $\theta_{JA} = 1$ 10°¢/Watt Small Outline Package: θ_{JA} = 155°C/Wat SUBSTRATE CONNECTED TO +Vs ORDERING GUIDE Gain Min Max **Bandwidth Offset Voltage Stable Temperature** Packag Gain Range - °C Option¹ Model **MHz** mV AD848JN 175 5 1 0 to +70N-8 R-8 AD848JR² 175 5 0 to +701 AD848JCHIPS 5 0 to +70175 Die Form 1 5 AD848AQ 175 -40 to +85Q-8 AD848SQ 5 -55 to +125Q-8 175 1 AD848SQ/883B -55 to +125175 5 Q-8 1 AD848SE/883B 175 5 -55 to +125E-20A 1 25 AD849JN 725 1 0 to +70N-8 AD849JR² 725 25 0 to +70R-8 1 AD849AQ 725 25 0.75 -40 to +85Q-8 25 AD849SQ 725 0.75 -55 to +125Q-8 25 AD849SQ/883B 725 0.75 -55 to +125Q-8 AD847J/A/S 50 See AD847 Data Sheet 1 1

NOTES

-4- REV. B

¹E = LCC; N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC).

 $^{^2}$ Plastic SOIC (R) available in tape and reel. AD848 available in S grade chips. AD849 available in J and S grade chips.

AD848/AD849




Figure 1. AD848 Inverting Amplifier Configuration

Figure 2. AD849 Inverting Amplifier Configuration




Figure 1b. AD848 Small Signal Pulse Response

Figure 2b. AD849 Small Signal Pulse Response

OFFSET NULLING

The input voltage of the AD848 and AD849 are very low for high speed op amps, but if additional nulling is required, the circuit shown in Figure 3 can be used.

For high performance circuits it is recommended that a resistor (R_B in Figures 1 and 2) be used to reduce bias current errors by matching the impedance at each input. The offset voltage error caused by the input currents is decreased by more than an order of magnitude.




Figure 3. Offset Nulling

AD848/AD849—Typical Characteristics (@ $T_A = +25$ °C and $V_S = \pm 15$ V, unless otherwise noted)




Figure 10. Quiescent Current vs. Temperature (AD848 and AD849)

Figure 11. Short Circuit Current Limit vs. Temperature (AD848 and AD849)

Figure 12. Input Bias Current vs. Temperature (AD848 and AD849)




Figure 19. Power Supply Rejection vs. Frequency (AD848)

Figure 20. Power Supply Rejection vs. Frequency (AD849)

Figure 21. Common-Mode Rejection vs. Frequency

REV. B -7-

AD848/AD849—Applications

GROUNDING AND BYPASSING

In designing practical circuits with the AD848 or AD849, the user must remember that whenever high frequencies are involved, some special precautions are in order. Circuits must be built with short interconnect leads. A large ground plane should be used whenever possible to provide a low resistance, low inductance circuit path, as well as minimizing the effects of high frequency coupling. Sockets should be avoided because the increased interlead capacitance can degrade bandwidth.

Feedback resistors should be of low enough value to assure that the time constant formed with the capacitances at the amplifier summing junction will not limit the amplifier performance. Resistor values of less than 5 k Ω are recommended. If a larger resistor must be used, a small (< 10 pF) feedback capacitor in parallel with the feedback resistor, R_F, may be used to compensate for the input capacitances and optimize the dynamic performance of the amplifier

Power supply leads should be bypassed to ground as close as possible to the amplifier pins. 0.1 per ceramic disc capacitors are recommended.

VIDEO LINE DRIVER

The AD848 functions very well as a low cost driver of either terminated or unterminated cables. Figure shows the AD848 driving a doubly terminated cable.

The termination resistor, R_T , (when equal to the characteristic impedance of the cable) minimizes reflections from the far end of the cable. While operating off ± 5 V supplies, the AD848 maintains a typical slew rate of 200 V/µs, which means it can drive a ± 1 V, 24 MHz signal on the terminated cable.

A back-termination resistor (R_{BT}, also equal to the characteristic impedance of the cable) may be placed between the AD848 output and the cable in order to damp any reflected signals caused by a mismatch between R_T and the cable's characteristic impedance. This will result in a "cleaner" signal, although it requires that the op amp supply ± 2 V to the output in order to achieve a ± 1 V swing at the line.




Figure 22. Video Line Driver





Figure 23. AD848 Driving a Capacitive Load

Often termination is not used, either because signal integrity requirements are low or because too many high frequency signals returned to ground contaminate the ground plane. Unterminated cables appear as capacitive loads. Since the AD848 and AD849 are stable into any capacitive load, the op amp will not oscillate if the cable is not terminated; however pulse integrity will be degraded. Figure 23 shows the AD848 driving both 100 pF and 1000 pF loads.

LOW NOISE PRE-AMP


The input voltage noise spectral densities of the AD848 and the AD849 are shown in Figure 24. The low wideband noise and high gain bandwidths of these devices makes them well suited as pre-amps for high frequency systems.



Input voltage noise will be the dominant source of noise at the output in most applications. Other noise sources can be minimized by keeping resistor values as small as possible.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



REV. B