LTC3855



Dual, Multiphase Synchronous DC/DC Controller with Differential Remote Sense

The LTC®3855 is a dual PolyPhase® current mode synchro-

nous step-down switching regulator controller that drives

all N-channel power MOSFET stages. It includes a high

speed differential remote sense amplifier. The maximum

current sense voltage is programmable for either 30mV.

50mV or 75mV, allowing the use of either the inductor DCR

The LTC3855 features a precision 0.6V reference and can

produce output voltages up to 12.5V. A wide 4.5V to 38V

input supply range encompasses most intermediate bus

voltages and battery chemistries. Power loss and supply

noise are minimized by operating the two controller output

stages out of phase. Burst Mode® operation, continuous

The LTC3855 can be configured for up to 12-phase operation, has DCR temperature compensation, two power

good signals and two current limit set pins. The LTC3855

is available in low profile 40-pin 6mm \times 6mm QFN and

∠, LT, LTC, LTM, Linear Technology, the Linear logo, Burst Mode and PolyPhase are registered

trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 5705919, 5929620, 6100678,

or pulse-skipping modes are supported.

38-lead exposed pad FE packages.

6144194, 6177787, 6304066, 6580258.

or a discrete sense resistor as the sensing element.

DESCRIPTION

FEATURES


- Dual, 180° Phased Controllers Reduce Required **Input Capacitance and Power Supply Induced Noise**
- High Efficiency: Up to 95%
- **R**_{SENSE} or DCR Current Sensing
- **Programmable DCR Temperature Compensation**
- ±0.75% 0.6V Output Voltage Accuracy
- Phase-Lockable Fixed Frequency 250kHz to 770kHz
- **True Remote Sensing Differential Amplifier**
- **Dual N-Channel MOSFET Synchronous Drive**
- Wide VIN Range: 4.5V to 38V
- V_{OUT} Range: 0.6V to 12.5V without Differential Amplifier
- VOLT Range: 0.6V to 3.3V with Differential Amplifier
- Clock Input and Output for Up to 12-Phase Operation
- Adjustable Soft-Start or VOUT Tracking
- Foldback Output Current Limiting
- **Output Overvoltage Protection**
- 40-Pin ($6mm \times 6mm$) QFN and 38-Lead FE Packages

APPLICATIONS

- Computer Systems
- **Telecom Systems**
- Industrial and Medical Instruments
- **DC** Power Distribution Systems

TYPICAL APPLICATION

V_{IN} 4.5V TO Load Step (Forced Continuous Mode) 20V \mathbf{T} Ξ INTV_{CC} TG1 I_{LOAD} 5A/DIV 0.1µF 0.1µF BOOST1 BOOST 300mA TO 5A SW1 SW2 MANNAN BG1 BG2 PGND1 PGND2 5A/DI LTC3855 FRFO SENSE1⁺ SENSE2 SENSE1⁻ SENSE2 V_{OUT} 100mV/DIV 201 V_{OUT1} 1.8V DIFFOUT V_{OUT2} 1.2V AC-COUPLED V_{FB1} V_{FB2} 15A 40.2k 15A I_{TH1} I_{TH2} 470pF 470pF TK/SS1 DIFFP SGND DIFFN TK/SS2 330µF **₹**7.5k **↓**15k 330ul 20k _____0.1μF **\$**100k 50µs/DIV Ŧ 0.1.0 20 $V_{IN} = 12V$ V_{OUT} = 1.8V




ABSOLUTE MAXIMUM RATINGS

(Note 1)

| Input Supply Voltage (V _{IN}) Top Side Driver Voltages | 0.3V to 40V |
|---|----------------------------|
| BOOST1, BOOST2 | 0.3V to 46V |
| Switch Voltage (SW1, SW2) | 5V to 40V |
| INTV _{CC} , RUN1, RUN2, PGOOD(s), E | XTV _{CC} , |
| (BOOST1-SW1), (BOOST2-SW2). | 0.3V to 6V |
| SENSE1 ⁺ , SENSE2 ⁺ , SENSE1 ⁻ , | |
| SENSE2 ⁻ Voltages | 0.3V to 13V |
| MODE/PLLIN, ILIM1, ILIM2, TK/SS1, | TK/SS2, FREQ, |
| DIFFOUT, PHASMD Voltages | 0.3V to INTV _{CC} |
| | |

| DIFFP, DIFFN0.3V to $INTV_{CC}$ ITEMP1, ITEMP2 Voltages0.3V to $INTV_{CC}$ I _{TH1} , I _{TH2} , V _{FB1} , V _{FB2} Voltages0.3V to $INTV_{CC}$ INTV _{CC} Peak Output Current (Note 8)100mA Operating Junction Temperature Range (Notes 2, 3) LTC385540°C to 125°C Storage Temperature Range65°C to 125°C |
|---|
| Lead Temperature (Soldering, 10 sec) (FE Package) |

PIN CONFIGURATION





ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|------------------|------------------|---------------|--|-------------------|
| LTC3855EFE#PBF | LTC3855EFE#TRPBF | LTC3855FE | 38-Lead Plastic TSSOP | -40°C to 85°C |
| LTC3855IFE#PBF | LTC3855IFE#TRPBF | LTC3855FE | 38-Lead Plastic TSSOP | -40°C to 125°C |
| LTC3855EUJ#PBF | LTC3855EUJ#TRPBF | LTC3855UJ | 40-Lead (6mm × 6mm) Plastic QFN | -40°C to 85°C |
| LTC3855IUJ#PBF | LTC3855IUJ#TRPBF | LTC3855UJ | 40-Lead (6mm \times 6mm) Plastic QFN | -40°C to 125°C |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating junction temperature range (E-Grade), otherwise specifications are at T_A = 25°C. V_{IN} = 15V, V_{BUN1 2} = 5V unless otherwise noted.

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Main Control Loops V Input Voltage Range 4.5 38 VIN V VOUT **Output Voltage Range** 0.6 12.5 V_{FB1,2} **Regulated Feedback Voltage** I_{TH1.2} Voltage = 1.2V (Note 4) 0.5955 0.600 0.6045 V $I_{TH1,2}$ Voltage = 1.2V (Note 4), $T_A = 125^{\circ}C$ 0.594 0.600 0.606 V Feedback Current -15 -50 (Note 4) nA I_{FB1.2} V_{IN} = 4.5V to 38V (Note 4) 0.02 %/V Reference Voltage Line Regulation 0.002 VREFLNREG Output Voltage Load Regulation VLOADREG (Note 4) Measured in Servo Loop; ∆I_{TH} Voltage = 1.2V to 0.7V 0.01 0.1 % Measured in Servo Loop; ΔI_{TH} Voltage = 1.2V to 1.6V -0.01-0.1 % I_{TH1.2} = 1.2V; Sink/Source 5µA; (Note 4) 2 mmho Transconductance Amplifier gm gm1,2 Input DC Supply Current (Note 5) l₀ Normal Mode $V_{IN} = 15V$ 3.5 mΑ $V_{RUN1,2} = 0V$ Shutdown 30 50 μA DFMAX Maximum Duty Factor In Dropout, f_{OSC} = 500kHz 94 95 % V **UVLO** Undervoltage Lockout • 3.2 VINTVCC Ramping Down 3.0 3.4 V UVL0_{HYS} UVLO Hysteresis 0.6 Measured at V_{FB1.2} V Feedback Overvoltage Lockout 0.64 0.66 0.68 V_{OVL1.2} (Each Channel); V_{SENSE1.2} = 3.3V Sense Pins Bias Current ±2 μA ±1 ISENSE1.2 μA DCR Tempco Compensation Current $V_{ITEMP1,2} = 0.2V$ 9 10 11 I_{TEMP1,2} 1 Soft-Start Charge Current $V_{TK/SS1.2} = 0V$ 1.2 1.4 μA I_{TK/SS1,2} **RUN Pin ON Threshold** V_{RUN1}, V_{RUN2} Rising 1.22 1.35 V V_{RUN12} • 1.1 **RUN Pin ON Hysteresis** 80 V_{RUN1.2HYS} mV Maximum Current Sense Threshold 25 30 mV 35 V_{SENSE(MAX)} 45 50 55 mV V_{FB1,2} = 0.5V, V_{SENSE1,2} = 3.3V, I_{LIM} = INTV_{CC} 68 75 82 mV TG1. 2 tr TG Transition Time: (Note 6) $C_{LOAD} = 3300 pF$ TG1, 2 t_f Rise Time 25 ns Fall Time $C_{LOAD} = 3300 pF$ 25 ns BG Transition Time: BG1, 2 t_r (Note 6) $C_{LOAD} = 3300 pF$ BG1, 2 t_f Rise Time 25 ns 25 $C_{LOAD} = 3300 pF$ Fall Time ns



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating junction temperature range (E-Grade), otherwise specifications are at T_A = 25°C. V_{IN} = 15V, V_{RUN1,2} = 5V unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|--------------------------|--|--|---|--------------------------|-----------------|-------|-------------------|
| TG/BG t _{1D} | Top Gate Off to Bottom Gate On Delay Synchronous Switch-On Delay Time | C _{LOAD} = 3300pF Each Driver | | | 30 | | ns |
| BG/TG t _{2D} | Bottom Gate Off to Top Gate On Delay Top Switch-On Delay Time | C _{LOAD} = 3300pF Each Driver | | | 30 | | ns |
| t _{ON(MIN)} | Minimum On-Time | (Note 7) | | | 90 | | ns |
| INTV _{CC} Linea | ar Regulator | | | | | | |
| VINTVCC | Internal V _{CC} Voltage | 6V < V _{IN} < 38V | | 4.8 | 5 | 5.2 | V |
| V _{LDO} INT | INTV _{CC} Load Regulation | I _{CC} = 0mA to 20mA | | | 0.5 | 2 | % |
| V _{EXTVCC} | EXTV _{CC} Switchover Voltage | EXTV _{CC} Ramping Positive | • | 4.5 | 4.7 | | V |
| V _{LD0} EXT | EXTV _{CC} Voltage Drop | I _{CC} = 20mA, V _{EXTVCC} = 5V | | | 50 | 100 | mV |
| V _{LDOHYS} | EXTV _{CC} Hysteresis | | | | 200 | | mV |
| Oscillator an | d Phase-Locked Loop | | | | | | · |
| f _{NOM} | Nominal Frequency | V _{FREQ} = 1.2V | | 450 | 500 | 550 | kHz |
| f _{LOW} | Lowest Frequency | V _{FREQ} = 0V | | 210 | 250 | 290 | kHz |
| f _{HIGH} | Highest Frequency | $V_{FREQ} \ge 2.4V$ | | 700 | 770 | 850 | kHz |
| R _{MODE/PLLIN} | MODE/PLLIN Input Resistance | | | | 250 | | kΩ |
| I _{FREQ} | Frequency Setting Current | | | 9 | 10 | 11 | μA |
| CLKOUT | Phase (Relative to Controller 1) | PHASMD = GND PHASMD = Float PHASMD = INTV _{CC} | | | 60 90 120 | | Deg Deg Deg |
| CLK _{HIGH} | Clock High Output Voltage | | | 4 | 5 | | V |
| CLKLOW | Clock Low Output Voltage | | | | 0 | 0.2 | V |
| PGOOD Outp | ut | | | | | | |
| V _{PGL} | PGOOD Voltage Low | I _{PG00D} = 2mA | | | 0.1 | 0.3 | V |
| I _{PGOOD} | PGOOD Leakage Current | V _{PG00D} = 5V | | | | ±2 | μA |
| V _{PG} | PGOOD Trip Level, Either Controller | V _{FB} with Respect to Set Output Voltage V _{FB} Ramping Negative V _{FB} Ramping Positive | | | -10 10 | | % |
| Differential / | Amplifier | | | | | | <u>.</u> |
| A _{DA} | Gain | | | 0.998 | 1 | 1.002 | V/V |
| R _{IN} | Input Resistance | Measured at DIFFP Input | | | 80 | | kΩ |
| V _{OS} | Input Offset Voltage | V _{DIFFP} = V _{DIFFOUT} = 1.5V, I _{DIFFOUT} = 100µA | | | | 2 | mV |
| PSRR _{OA} | Power Supply Rejection Ratio | 5V < V _{IN} < 38V | | | 100 | | dB |
| I _{CL} | Maximum Output Current | | | 2 | 3 | | mA |
| V _{OUT(MAX)} | Maximum Output Voltage | I _{DIFFOUT} = 300µA | | V _{INTVCC} -1.4 | VINTVCC-1.1 | | V |
| GBW | Gain Bandwidth Product | (Note 8) | | | 3 | | MHz |
| Slew Rate | Differential Amplifier Slew Rate | (Note 8) | | | 2 | | V/µs |



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating junction temperature range (E-Grade), otherwise specifications are at T_A = 25°C. V_{IN} = 15V, V_{RUN/SS} = 5V unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|----------------------|----------------------------------|------------|-----|-----|-----|-------|
| On Chip Driv | ver | | | | | |
| TG R _{UP} | TG Pull-Up R _{DS(ON)} | TG High | | 2.6 | | Ω |
| TG R _{DOWN} | TG Pull-Down R _{DS(ON)} | TG Low | | 1.5 | | Ω |
| BG R _{UP} | BG Pull-Up R _{DS(ON)} | BG High | | 2.4 | | Ω |
| BG R _{DOWN} | BG Pull-Down R _{DS(ON)} | BG Low | | 1.1 | | Ω |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3855E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3855I is guaranteed to meet performance specifications over the full -40°C to 125°C operating junction temperature range.

Note 3: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formulas:

LTC3855UJ: $T_J = T_A + (P_D \bullet 33^{\circ}C/W)$ LTC3855FE: $T_J = T_A + (P_D \bullet 25^{\circ}C/W)$

Note 4: The LTC3855 is tested in a feedback loop that servos VITH1 2 to a specified voltage and measures the resultant V_{FB1.2}.


Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

Note 6: Rise and fall times are measured using 10% and 90% levels. Delay times are measured using 50% levels.

Note 7: The minimum on-time condition is specified for an inductor peak-to-peak ripple current ≥40% of I_{MAX} (see Minimum On-Time Considerations in the Applications Information section).


Note 8: Guaranteed by design.


TYPICAL PERFORMANCE CHARACTERISTICS







TYPICAL PERFORMANCE CHARACTERISTICS


















TYPICAL PERFORMANCE CHARACTERISTICS





3855f

TYPICAL PERFORMANCE CHARACTERISTICS





3855f

PIN FUNCTIONS (FE38/UJ40)

ITEMP1, ITEMP2 (Pin 2, Pin 1/Pin 37, Pin 36): Inputs of the temperature sensing comparators. Connect each of these pins to external NTC resistors placed near inductors. Floating these pins disables the DCR temperature compensation function.

RUN1, RUN2 (Pin 3, Pin 17/Pin 38, Pin 13): Run Control Inputs. A voltage above 1.2V on either pin turns on the IC. However, forcing either of these pins below 1.2V causes the IC to shut down the circuitry required for that particular channel. There are 1μ A pull-up currents for these pins. Once the Run pin rises above 1.2V, an additional 4.5 μ A pull-up current is added to the pin.

SENSE1⁺, **SENSE2⁺** (Pin 4, Pin 12/Pin 39, Pin 8): Current Sense Comparator Inputs. The (+) inputs to the current comparators are normally connected to DCR sensing networks or current sensing resistors.

SENSE1⁻, **SENSE2⁻** (**Pin 5**, **Pin 13**/**Pin 40**, **Pin 9**): Current Sense Comparator Inputs. The (–) inputs to the current comparators are connected to the outputs.

TK/SS1, TK/SS2 (Pin 6, Pin 11/Pin 1, Pin 7): Output Voltage Tracking and Soft-Start Inputs. When one particular channel is configured to be the master of two channels, a capacitor to ground at this pin sets the ramp rate for the master channel's output voltage. When the channel is configured to be the slave of two channels, the V_{FB} voltage of the master channel is reproduced by a resistor divider and applied to this pin. Internal soft-start currents of 1.2μ A are charging these pins.

 I_{TH1} , I_{TH2} (Pin 7, Pin 10/Pin 2, Pin 6): Current Control Thresholds and Error Amplifier Compensation Points. Each associated channels' current comparator tripping threshold increases with its I_{TH} control voltage.

V_{FB1}, **V_{FB2}** (**Pin 8**, **Pin 9**/**Pin 3**, **Pin 5**): Error Amplifier Feedback Inputs. These pins receive the remotely sensed feedback voltages for each channel from external resistive dividers across the outputs. **DIFFP (Pin 14/Pin 10):** Positive Input of Remote Sensing Differential Amplifier. Connect this to the remote load voltage of one of the two channels directly.

DIFFN (Pin 15/Pin 11): Negative Input of Remote Sensing Differential Amplifier. Connect this to the negative terminal of the output capacitors.

DIFFOUT (Pin 16/Pin 12): Output of Remote Sensing Differential Amplifier. Connect this to V_{FB1} or V_{FB2} through a resistive divider.

 I_{LIM1} , I_{LIM2} (Pin 18, Pin 19/Pin 14, Pin 15): Current Comparator Sense Voltage Range Inputs. This pin can be tied to SGND, tied to INTV_{CC} or left floating to set the maximum current sense threshold for each comparator.

PG00D1, PG00D2 (Pin 20, Pin 21/Pin 16, Pin 17): Power Good Indicator Output for Each Channel. Open drain logic out that is pulled to ground when either channel output exceeds ±10% regulation window, after the internal 20µs power bad mask timer expires.

EXTV_{CC} (Pin 27/Pin 24): External Power Input to an Internal Switch Connected to $INTV_{CC}$. This switch closes and supplies the IC power, bypassing the internal low dropout regulator, whenever $EXTV_{CC}$ is higher than 4.7V. Do not exceed 6V on this pin.

INTV_{CC} (Pin 28/Pin 25): Internal 5V Regulator Output. The control circuits are powered from this voltage. Decouple this pin to PGND with a minimum of 4.7µF low ESR tantalum or ceramic capacitor.

 V_{IN} (Pin 29/Pin 26): Main Input Supply. Decouple this pin to PGND with a capacitor (0.1µF to 1µF).

BG1, BG2 (Pin 30, Pin 26/Pin 27, Pin 23): Bottom Gate Driver Outputs. These pins drive the gates of the bottom N-Channel MOSFETs between PGND and $INTV_{CC}$.

PGND1, PGND2 (Pin 31, Pin 25/Pin 28, Pin 22): Power Ground Pin. Connect this pin closely to the sources of the bottom N-channel MOSFETs, the (–) terminal of C_{VCC} and the (–) terminal of C_{IN} .



PIN FUNCTIONS (FE38/UJ40)

BOOST1, BOOST2 (Pin 32, Pin 24/Pin 29, Pin 21): Boosted Floating Driver Supplies. The (+) terminal of the bootstrap capacitors connect to these pins. These pins swing from a diode voltage drop below $INTV_{CC}$ up to V_{IN} + $INTV_{CC}$.

TG1, TG2 (Pin 33, Pin 23/Pin 30, Pin 20): Top Gate Driver Outputs. These are the outputs of floating drivers with a voltage swing equal to $INTV_{CC}$ superimposed on the switch nodes voltages.

SW1, SW2 (Pin 34, Pin 22/Pin 31, Pin 19): Switch Node Connections to Inductors. Voltage swing at these pins is from a Schottky diode (external) voltage drop below ground to V_{IN} .


PHASMD (Pin 36/Pin 33): This pin can be tied to SGND, tied to $INTV_{CC}$ or left floating. This pin determines the relative phases between the internal controllers as well as the phasing of the CLKOUT signal. See Table 1 in the Operation section.

CLKOUT (Pin 35/Pin 32): Clock output with phase changeable by PHASMD to enable usage of multiple LTC3855 in multiphase systems. **MODE/PLLIN (Pin 37/Pin 34):** This is a dual purpose pin. When external frequency synchronization is not used, this pin selects the operating mode. The pin can be tied to SGND, tied to $INTV_{CC}$ or left floating. SGND enables forced continuous mode. $INTV_{CC}$ enables pulse-skipping mode. Floating enables Burst Mode operation. For external sync, apply a clock signal to this pin. Both channels will go into forced continuous mode and the internal PLL will synchronize the internal oscillator to the clock. The PLL compensation network is integrated into the IC.

FREQ (Pin 38/Pin 35): There is a precision 10µA current flowing out of this pin. A resistor to ground sets a voltage which in turn programs the frequency. Alternatively, this pin can be driven with a DC voltage to vary the frequency of the internal oscillator.

SGND (Exposed Pad Pin 39/ Pin 4, Exposed Pad Pin 41): Signal Ground. All small-signal components and compensation components should connect to this ground, which in turn connects to PGND at one point. Exposed pad must be soldered to PCB, providing a local ground for the control components of the IC, and be tied to the PGND pin under the IC.









Main Control Loop

The LTC3855 is a constant-frequency, current mode stepdown controller with two channels operating 180 degrees out-of-phase. During normal operation, each top MOSFET is turned on when the clock for that channel sets the RS latch, and turned off when the main current comparator, I_{CMP}, resets the RS latch. The peak inductor current at which I_{CMP} resets the RS latch is controlled by the voltage on the I_{TH} pin, which is the output of each error amplifier EA. The V_{FB} pin receives the voltage feedback signal, which is compared to the internal reference voltage by the EA. When the load current increases, it causes a slight decrease in V_{FB} relative to the 0.6V reference, which in turn causes the I_{TH} voltage to increase until the average inductor current matches the new load current. After the top MOSFET has turned off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the reverse current comparator I_{RFV}, or the beginning of the next cycle.

INTV_{CC}/EXTV_{CC} Power

Power for the top and bottom MOSFET drivers and most other internal circuitry is derived from the INTV_{CC} pin. When the $EXTV_{CC}$ pin is left open or tied to a voltage less than 4.7V, an internal 5V linear regulator supplies INTV_{CC} power from V_{IN} . If EXTV_{CC} is taken above 4.7V, the 5V regulator is turned off and an internal switch is turned on connecting EXTV_{CC}. Using the EXTV_{CC} pin allows the INTV_{CC} power to be derived from a high efficiency external source such as one of the LTC3855 switching regulator outputs.

Each top MOSFET driver is biased from the floating bootstrap capacitor C_B, which normally recharges during each off cycle through an external diode when the top MOSFET turns off. If the input voltage V_{IN} decreases to a voltage close to V_{OUT} , the loop may enter dropout and attempt to turn on the top MOSFET continuously. The dropout detector detects this and forces the top MOSFET off for about one-twelfth of the clock period plus 100ns every third cycle to allow $C_{\rm B}$ to recharge. However, it is recommended that a load be present or the IC operates at low frequency during the drop-out transition to ensure $C_{\rm B}$ is recharged.

Shutdown and Start-Up (RUN1, RUN2 and TK/SS1, TK/SS2 Pins)

The two channels of the LTC3855 can be independently shut down using the RUN1 and RUN2 pins. Pulling either of these pins below 1.2V shuts down the main control loop for that controller. Pulling both pins low disables both controllers and most internal circuits, including the INTV_{CC} regulator. Releasing either RUN pin allows an internal 1µA current to pull up the pin and enable that controller. Alternatively, the RUN pin may be externally pulled up or driven directly by logic. Be careful not to exceed the Absolute Maximum Rating of 6V on this pin.

The start-up of each controller's output voltage V_{OUT} is controlled by the voltage on the TK/SS1 and TK/SS2 pins. When the voltage on the TK/SS pin is less than the 0.6V internal reference, the LTC3855 regulates the V_{FR} voltage to the TK/SS pin voltage instead of the 0.6V reference. This allows the TK/SS pin to be used to program the soft-start period by connecting an external capacitor from the TK/SS pin to SGND. An internal 1.2µA pull-up current charges this capacitor, creating a voltage ramp on the TK/SS pin. As the TK/SS voltage rises linearly from 0V to 0.6V (and beyond), the output voltage V_{OUT} rises smoothly from zero to its final value. Alternatively the TK/SS pin can be used to cause the start-up of V_{OUT} to "track" that of another supply. Typically, this requires connecting to the TK/SS pin an external resistor divider from the other supply to ground (see the Applications Information section). When the corresponding RUN pin is pulled low to disable a controller, or when INTV_{CC} drops below its undervoltage lockout threshold of 3.2V, the TK/SS pin is pulled low by an internal MOSFET. When in undervoltage lockout, both controllers are disabled and the external MOSFETs are held off.

Light Load Current Operation (Burst Mode Operation, Pulse-Skipping, or Continuous Conduction)

The LTC3855 can be enabled to enter high efficiency Burst Mode operation, constant-frequency pulse-skipping mode, or forced continuous conduction mode. To select forced continuous operation, tie the MODE/PLLIN pin to a DC





voltage below 0.6V (e.g., SGND). To select pulse-skipping mode of operation, tie the MODE/PLLIN pin to INTV_{CC}. To select Burst Mode operation, float the MODE/PLLIN pin. When a controller is enabled for Burst Mode operation, the peak current in the inductor is set to approximately one-third of the maximum sense voltage even though the voltage on the I_{TH} pin indicates a lower value. If the average inductor current is higher than the load current, the error amplifier EA will decrease the voltage on the I_{TH} pin. When the I_{TH} voltage drops below 0.5V, the internal sleep signal goes high (enabling sleep mode) and both external MOSFETs are turned off.

In sleep mode, the load current is supplied by the output capacitor. As the output voltage decreases, the EA's output begins to rise. When the output voltage drops enough, the sleep signal goes low, and the controller resumes normal operation by turning on the top external MOSFET on the next cycle of the internal oscillator. When a controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The reverse current comparator (I_{RFV}) turns off the bottom external MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous operation. In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the I_{TH} pin. In this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous mode has the advantages of lower output ripple and less interference with audio circuitry.

When the MODE/PLLIN pin is connected to $INTV_{CC}$, the LTC3855 operates in PWM pulse-skipping mode at light loads. At very light loads, the current comparator I_{CMP} may remain tripped for several cycles and force the external top MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low audio noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

Multichip Operations (PHASMD and CLKOUT Pins)

The PHASMD pin determines the relative phases between the internal controllers as well as the CLKOUT signal as shown in Table 1. The phases tabulated are relative to zero phase being defined as the rising edge of the clock of phase 1.

| Table 1 | |
|---------|--|
|---------|--|

| PHASMD | GND | FLOAT | INTVcc |
|--------|------|-------|--------|
| Phase1 | 0° | 0° | 0° |
| Phase2 | 180° | 180° | 240° |
| CLKOUT | 60° | 90° | 120° |

The CLKOUT signal can be used to synchronize additional power stages in a multiphase power supply solution feeding a single, high current output or separate outputs. Input capacitance ESR requirements and efficiency losses are substantially reduced because the peak current drawn from the input capacitor is effectively divided by the number of phases used and power loss is proportional to the RMS current squared. A two stage, single output voltage implementation can reduce input path power loss by 75% and radically reduce the required RMS current rating of the input capacitor(s).

Single Output Multiphase Operation

The LTC3855 can be used for single output multiphase converters by making these connections

- Tie all of the I_{TH} pins together
- Tie all of the V_{FB} pins together
- Tie all of the TK/SS pins together
- Tie all of the RUN pins together
- Tie all of the ITEMP pins together
- Tie all of the ${\sf I}_{\sf LIM}$ pins together, or tie the ${\sf I}_{\sf LIM}$ pins to the same potential

For three or more phases, tie the inputs of the unused differential amplifier(s) to ground. Examples of single output multiphase converters are shown in Figures 20 to 23.



3855

Sensing the Output Voltage with a Differential Amplifier

The LTC3855 includes a low offset, unity gain, high bandwidth differential amplifier for applications that require true remote sensing. Sensing the load across the load capacitors directly greatly benefits regulation in high current, low voltage applications, where board interconnection losses can be a significant portion of the total error budget.

The LTC3855 differential amplifier has a typical output slew rate of $2V/\mu s$. The amplifier is configured for unity gain, meaning that the difference between DIFFP and DIFFN is translated to DIFFOUT, relative to SGND.

Care should be taken to route the DIFFP and DIFFN PCB traces parallel to each other all the way to the terminals of the output capacitor or remote sensing points on the board. In addition, avoid routing these sensitive traces near any high speed switching nodes in the circuit. Ideally, the DIFFP and DIFFN traces should be shielded by a low impedance ground plane to maintain signal integrity.

Inductor DCR Sensing Temperature Compensation and the ITEMP Pins

Inductor DCR current sensing provides a lossless method of sensing the instantaneous current. Therefore, it can provide higher efficiency for applications of high output currents. However the DCR of a copper inductor typically has a positive temperature coefficient. As the temperature of the inductor rises, its DCR value increases. The current limit of the controller is therefore reduced.

LTC3855 offers a method to counter this inaccuracy by allowing the user to place an NTC temperature sensing resistor near the inductor. ITEMP pin, when left floating, is at a voltage around 5V and DCR temperature compensation is disabled. ITEMP pin has a constant 10µA precision current flowing out the pin. By connecting an NTC resistor from ITEMP pin to SGND, the maximum current sense threshold can be varied over temperature according the following equation:

$$V_{\text{SENSEMAX(ADJ)}} = V_{\text{SENSE(MAX)}} \bullet \frac{1.8 - V_{\text{ITEMP}}}{1.3}$$

Where:

 $V_{\mbox{SENSEMAX}(\mbox{ADJ})}$ is the maximum adjusted current sense threshold.

 $V_{\text{SENSE}(\text{MAX})}$ is the maximum current sense threshold specified in the electrical characteristics table. It is typically 75mV, 50mV, or 30mV depending on the setting I_{LIM} pins.

VITEMP is the voltage of ITEMP pin.

The valid voltage range for DCR temperature compensation on the ITEMP pin is between 0.5V to 0.2V, with 0.5V or above being no DCR temperature correction and 0.2V the maximum correction. However, if the duty cycle of the controller is less than 25%, the ITEMP range is extended from 0.5V to 0V.

An NTC resistor has a negative temperature coefficient, that means that its value decreases as temperature rises. The V_{ITEMP} voltage, therefore, decreases as temperature increases and in turn the $V_{\text{SENSEMAX(ADJ)}}$ will increase to compensate the DCR temperature coefficient. The NTC resistor, however, is non-linear and user can linearize its value by building a resistor network with regular resistors. Consult the NTC manufacture datasheets for detailed information.

Another use for the ITEMP pins, in addition to NTC compensated DCR sensing, is adjusting $V_{SENSE(MAX)}$ to values between the nominal values of 30mV, 50mV and 75mV for a more precise current limit. This is done by applying a voltage less than 0.5V to the ITEMP pin. $V_{SENSE(MAX)}$ will be varied per the above equation and the same duty cycle limitations will apply. The current limit can be adjusted using this method either with a sense resistor or DCR sensing.

For more information see the NTC Compensated DCR Sensing paragraph in the Applications Information section.

Frequency Selection and Phase-Locked Loop (FREQ and MODE/PLLIN Pins)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and/or capacitance to maintain low output ripple voltage. The switching

3855f



frequency of the LTC3855's controllers can be selected using the FREQ pin. If the MODE/PLLIN pin is not being driven by an external clock source, the FREQ pin can be used to program the controller's operating frequency from 250kHz to 770kHz.

There is a precision 10μ A current flowing out of the FREQ pin, so the user can program the controller's switching frequency with a single resistor to SGND. A curve is provided later in the application section showing the relationship between the voltage on the FREQ pin and switching frequency.

A phase-locked loop (PLL) is integrated on the LTC3855 to synchronize the internal oscillator to an external clock source that is connected to the MODE/PLLIN pin. The controller is operating in forced continuous mode when it is synchronized.

The PLL loop filter network is integrated inside the LTC3855. The phase-locked loop is capable of locking any frequency within the range of 250kHz to 770kHz. The frequency setting resistor should always be present to set the controller's initial switching frequency before locking to the external clock.

Power Good (PGOOD Pins)

When V_{FB} pin voltage is not within ±10% of the 0.6V reference voltage, the PGOOD pin is pulled low. The PGOOD pin is also pulled low when the RUN pin is below 1.2V or when the LTC3855 is in the soft-start or tracking phase. The PGOOD pin will flag power good immediately when the V_{FB} pin is within the ±10% of the reference window. However, there is an internal 20µs power bad mask when V_{FB} goes out the ±10% window. Each channel has its own PGOOD and only responds to its own channel signals. The PGOOD pins are allowed to be pulled up by external resistors to sources of up to 6V.

Output Overvoltage Protection

An overvoltage comparator, OV, guards against transient overshoots (>10%) as well as other more serious conditions that may overvoltage the output. In such cases, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared.

APPLICATIONS INFORMATION

The Typical Application on the first page is a basic LTC3855 application circuit. LTC3855 can be configured to use either DCR (inductor resistance) sensing or low value resistor sensing. The choice between the two current sensing schemes is largely a design trade-off between cost, power consumption, and accuracy. DCR sensing is becoming popular because it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the controller. Other external component selection is driven by the load requirement, and begins with the selection of R_{SENSE} (if R_{SENSE} is used) and inductor value. Next, the power MOSFETs are selected. Finally, input and output capacitors are selected.

Current Limit Programming

The I_{LIM} pin is a tri-level logic input which sets the maximum current limit of the controller. When I_{LIM} is either grounded, floated or tied to $INTV_{CC}$, the typical value

for the maximum current sense threshold will be 30mV, 50mV or 75mV, respectively. The maximum current sense threshold will be adjusted to values between these settings by applying a voltage less than 0.5V to the ITEMP pin. See the Operation section for more details.

Which setting should be used? For the best current limit accuracy, use the 75mV setting. The 30mV setting will allow for the use of very low DCR inductors or sense resistors, but at the expense of current limit accuracy. The 50mV setting is a good balance between the two. For single output dual phase applications, use the 50mV or 75mV setting for optimal current sharing.

SENSE⁺ and SENSE⁻ Pins

The SENSE⁺ and SENSE⁻ pins are the inputs to the current comparators. The common mode input voltage range of the current comparators is 0V to 12.5V. Both SENSE pins are high impedance inputs with small base currents of



less than 1 μ A. When the SENSE pins ramp up from 0V to 1.4V, the small base currents flow out of the SENSE pins. When the SENSE pins ramp down from 12.5V to 1.1V, the small base currents flow into the SENSE pins. The high impedance inputs to the current comparators allow accurate DCR sensing. However, care must be taken not to float these pins during normal operation.

Filter components mutual to the sense lines should be placed close to the LTC3855, and the sense lines should run close together to a Kelvin connection underneath the current sense element (shown in Figure 1). Sensing current elsewhere can effectively add parasitic inductance and capacitance to the current sense element, degrading the information at the sense terminals and making the programmed current limit unpredictable. If DCR sensing is used (Figure 2b), sense resistor R1 should be placed close to the switching node, to prevent noise from coupling into sensitive small-signal nodes. The capacitor C1 should be placed close to the IC pins.




Figure 1. Sense Lines Placement with Sense Resistor

Low Value Resistors Current Sensing

A typical sensing circuit using a discrete resistor is shown in Figure 2a. R_{SENSE} is chosen based on the required output current.

The current comparator has a maximum threshold $V_{SENSE(MAX)}$ determined by the I_{LIM} setting. The input common mode range of the current comparator is 0V to 12.5V. The current comparator threshold sets the peak of the inductor current, yielding a maximum average output current I_{MAX} equal to the peak value less half the peak-topeak ripple current, ΔI_L . To calculate the sense resistor value, use the equation:

$$R_{SENSE} = \frac{V_{SENSE(MAX)}}{I_{(MAX)} + \frac{\Delta I_{L}}{2}}$$

Because of possible PCB noise in the current sensing loop, the AC current sensing ripple of $\Delta V_{SENSE} = \Delta I_L \bullet R_{SENSE}$ also needs to be checked in the design to get a good signal-tonoise ratio. In general, for a reasonably good PCB layout, a 10mV ΔV_{SENSE} voltage is recommended as a conservative number to start with, either for R_{SENSE} or DCR sensing applications, for duty cycles less than 40%.

For previous generation current mode controllers, the maximum sense voltage was high enough (e.g., 75mV for the LTC1628/LTC3728 family) that the voltage drop across the parasitic inductance of the sense resistor represented a relatively small error. For today's highest current density solutions, however, the value of the sense resistor can be less than $1m\Omega$ and the peak sense voltage can be as low as 20mV. In addition, inductor ripple currents greater than 50% with operation up to 1MHz are becoming more common. Under these conditions the voltage drop across the sense resistor's parasitic inductance is no longer negligible. A typical sensing circuit using a discrete resistor is shown in Figure 2a. In previous generations of controllers, a small RC filter placed near the IC was commonly used to reduce the effects of capacitive and inductive noise coupled in the sense traces on the PCB. A typical filter consists of two series 10Ω resistors connected to a parallel 1000pFcapacitor, resulting in a time constant of 20ns.

This same RC filter, with minor modifications, can be used to extract the resistive component of the current sense signal in the presence of parasitic inductance. For example, Figure 3 illustrates the voltage waveform across a $2m\Omega$ sense resistor with a 2010 footprint for the 1.2V/15A converter operating at 100% load. The waveform is the superposition of a purely resistive component and a purely inductive component. It was measured using two scope probes and waveform math to obtain a differential measurement. Based on additional measurements of the inductor ripple current and the on-time and off-time of the top switch, the value of the parasitic inductance was determined to be 0.5nH using the equation:

$$\mathsf{ESL} = \frac{\mathsf{V}_{\mathsf{ESL}(\mathsf{STEP})}}{\Delta \mathsf{I}_{\mathsf{L}}} \frac{\mathsf{t}_{\mathsf{ON}} \bullet \mathsf{t}_{\mathsf{OFF}}}{\mathsf{t}_{\mathsf{ON}} + \mathsf{t}_{\mathsf{OFF}}}$$

If the RC time constant is chosen to be close to the parasitic inductance divided by the sense resistor (L/R), $$_{3855f}$$






Figure 2. Two Different Methods of Sensing Current

the resulting waveform looks resistive again, as shown in Figure 4. For applications using low maximum sense voltages, check the sense resistor manufacturer's data sheet for information about parasitic inductance. In the absence of data, measure the voltage drop directly across the sense resistor to extract the magnitude of the ESL step and use the equation above to determine the ESL. However, do not over-filter. Keep the RC time constant less than or equal to the inductor time constant to maintain a high enough ripple voltage on V_{RSENSE}.




Figure 3. Voltage Waveform Measured Directly Across the Sense Resistor.




Figure 4. Voltage Waveform Measured After the Sense Resistor Filter. $C_F = 1000pF$, $R_F = 100\Omega$.

The above generally applies to high density/high current applications where $I_{(MAX)}$ >10A and low values of inductors are used. For applications where $I_{(MAX)}$ <10A, set R_F to 10 Ohms and C_F to 1000pF. This will provide a good starting point.

The filter components need to be placed close to the IC. The positive and negative sense traces need to be routed as a differential pair and Kelvin connected to the sense resistor.

Inductor DCR Sensing

For applications requiring the highest possible efficiency at high load currents, the LTC3855 is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 2b. The DCR of the inductor represents the small amount of DC winding resistance of the copper, which can be less than $1m\Omega$ for today's low value, high current inductors. In a high current application requiring such an inductor, conduction loss through a sense resistor would cost several points of efficiency compared to DCR sensing.

If the external R1 || R2 • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the drop across the inductor DCR multiplied by R2/(R1 + R2). R2 scales the voltage across the sense terminals for applications where the DCR is greater than the target sense resistor value. To properly dimension the external filter components, the DCR of the inductor must be known. It can be measured using a good RLC meter, but the DCR tolerance is not



always the same and varies with temperature; consult the manufacturers' datasheets for detailed information.

Using the inductor ripple current value from the Inductor Value Calculation section, the target sense resistor value is:

$$R_{\text{SENSE(EQUIV)}} = \frac{V_{\text{SENSE(MAX)}}}{I_{(MAX)} + \frac{\Delta I_{L}}{2}}$$

To ensure that the application will deliver full load current over the full operating temperature range, choose the minimum value for the Maximum Current Sense Threshold $(V_{SENSE(MAX)})$ in the Electrical Characteristics table (25mV, 45mV, or 68mV, depending on the state of the I_{LIM} pin).

Next, determine the DCR of the inductor. Where provided, use the manufacturer's maximum value, usually given at 20°C. Increase this value to account for the temperature coefficient of resistance, which is approximately 0.4%/°C or use LTC3855 DCR temperature compensation function. A conservative value for T_{L(MAX)} is 100°C.

To scale the maximum inductor DCR to the desired sense resistor value, use the divider ratio:

$$R_{D} = \frac{R_{SENSE(EQUIV)}}{DCR_{(MAX)} \text{ at } T_{L(MAX)}}$$

C1 is usually selected to be in the range of 0.047μ F to 0.47μ F. This forces R1 || R2 to around $2k\Omega$, reducing error that might have been caused by the SENSE pins' ±1 μ A current. T_{L(MAX)} is the maximum inductor temperature.

The equivalent resistance R1 || R2 is scaled to the room temperature inductance and maximum DCR:

$$R1||R2 = \frac{L}{(DCR \text{ at } 20^{\circ}C) \bullet C1}$$

The sense resistor values are:

$$R1 = \frac{R1||R2}{R_D}; R2 = \frac{R1 \bullet R_D}{1 - R_D}$$

The maximum power loss in R1 is related to duty cycle, and will occur in continuous mode at the maximum input voltage:

$$P_{LOSS} R1 = \frac{\left(V_{IN(MAX)} - V_{OUT}\right) \bullet V_{OUT}}{R1}$$

Ensure that R1 has a power rating higher than this value. If high efficiency is necessary at light loads, consider this power loss when deciding whether to use DCR sensing or sense resistors. Light load power loss can be modestly higher with a DCR network than with a sense resistor, due to the extra switching losses incurred through R1. However, DCR sensing eliminates a sense resistor, reduces conduction losses and provides higher efficiency at heavy loads. Peak efficiency is about the same with either method.

To maintain a good signal to noise ratio for the current sense signal, use a minimum ΔV_{SENSE} of 10mV for duty cycles less than 40%. For a DCR sensing application, the actual ripple voltage will be determined by the equation:

$$\Delta V_{\text{SENSE}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{R1 \cdot C1} \frac{V_{\text{OUT}}}{V_{\text{IN}} \cdot f_{\text{OSC}}}$$

NTC Compensated DCR Sensing

For DCR sensing applications where a more accurate current limit is required, a network consisting of an NTC thermistor placed from the ITEMP pin to ground will provide correction of the current limit over temperature. Figure 2b shows this network. Resistors R_S and R_P will linearize the impedance the ITEMP pin sees. To implement NTC compensated DCR sensing, design the DCR sense filter network per the same procedure mentioned in the previous selection, except calculate the divider components using the room temperature value of the DCR. For a single output rail operating from one phase:

- 1. Set the ITEMP pin resistance to 50k at 25°C. With 10μ A flowing out of the ITEMP pin, the voltage on the ITEMP pin will be 0.5V at room temperature. Current limit correction will occur for inductor temperatures greater than 25°C.
- 2. Calculate the ITEMP pin resistance and the maximum inductor temperature which is typically 100°C. Use the following equations:



3855f

 $R_{\text{ITEMP100C}} = \frac{V_{\text{ITEMP100C}}}{10\mu\text{A}}$ $V_{\text{ITEMP100C}} = 0.5\text{V} - 1.3 \bullet$ $\frac{I_{\text{MAX}} \bullet \text{DCR}(\text{MAX}) \bullet \text{R2}}{\text{R1} + \text{R2}} \bullet \frac{(100^{\circ}\text{C} - 25^{\circ}\text{C}) \bullet 0.4}{100}}{V_{\text{SENSE}(\text{MAX})}}$

Calculate the values for R_P and R_S . A simple method is to graph the following R_S versus R_P equations with R_S on the y-axis and R_P on the x-axis.

 $R_{S} = R_{ITEMP25C} - R_{NTC25C} || R_{P}$

 $R_{S} = R_{ITEMP100C} - R_{NTC100C} || R_{P}$

Next, find the value of R_P that satisfies both equations which will be the point where the curves intersect. Once R_P is known, solve for R_S .

The resistance of the NTC thermistor can be obtained from the vendor's data sheet either in the form of graphs, tabulated data, or formulas. The approximate value for the NTC thermistor for a given temperature can be calculated from the following equation:

$$\mathbf{R} = \mathbf{R}_0 \bullet \exp\left(\mathbf{B} \bullet \left(\frac{1}{\mathsf{T} + 273} - \frac{1}{\mathsf{T}_0 + 273}\right)\right)$$

where

R = Resistance at temperature T, which is in degrees C

 R_0 = Resistance at temperature T_0 , typically 25°C

B = B-constant of the thermistor

Figure 5 shows a typical resistance curve for a 100k thermistor and the ITEMP pin network over temperature.

Starting values for the NTC compensation network are:

- NTC R₀ = 100k
- R_S = 20k
- R_P = 50k

But, the final values should be calculated using the above equations and checked at 25°C and 100°C.

After determining the components for the temperature compensation network, check the results by plotting I_{MAX} versus inductor temperature using the following equations:

 $I_{MAX} =$

$$\frac{\frac{V_{\text{SENSEMAX(ADJ)}} - \Delta V_{\text{SENSE}}}{2}}{\text{DCR(MAX) at } 25^{\circ}\text{C} \bullet \left(1 + \left(T_{\text{L(MAX)}} - 25^{\circ}\text{C}\right) \bullet \frac{0.4}{100}\right)}$$

where

$$V_{\text{SENSEMAX(ADJ)}} = V_{\text{SENSE(MAX)}} \bullet \frac{1.8V - V_{\text{ITEMP}}}{1.3} - A$$

 $V_{\text{ITEMP}} = 10 \mu A \bullet (R_{\text{S}} + R_{\text{P}} || R_{\text{NTC}})$

Use typical values for $V_{\text{SENSE}(\text{MAX})}$. Subtracting constant A will provide a minimum value for $V_{\text{SENSE}(\text{MAX})}$. These values are summarized in Table 2.

Table 2.

| I _{LIM} | GND | FLOAT | INTV _{CC} |
|-----------------------------|------|-------|--------------------|
| V _{SENSE(MAX)} TYP | 30mV | 50mV | 75mV |
| A | 5mV | 5mV | 7mV |

The resulting current limit should be greater than or equal to I_{MAX} for inductor temperatures between 25°C and 100°C.

Typical values for the NTC compensation network are:

- NTC R₀ = 100k, B-constant = 3000 to 4000
- $R_S \approx 20k$
- $R_P \approx 50k$

Generating the I_{MAX} versus inductor temperature curve plot first using the above values as a starting point and then adjusting the R_S and R_P values as necessary is another approach. Figure 6 shows a typical curve of I_{MAX} versus inductor temperature. For PolyPhase applications, tie the ITEMP pins together and calculate for an ITEMP pin current of 10μ A • #phases.

The same thermistor network can be used to correct for temperatures less than 25°C. But make sure V_{ITEMP} is







Figure 5. Resistance Versus Temperature for ITEMP Pin Network and the 100k NTC

greater than 0.2V for duty cycles of 25% or more, otherwise temperature correction may not occur at elevated ambients. For the most accurate temperature detection, place the thermistors next to the inductors as shown in Figure 7. Take care to keep the ITEMP pins away from the switch nodes.

Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constantfrequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the LTC3855 uses a scheme that counteracts this compensating ramp, which allows the






Figure 6. Worst Case I_{MAX} Versus Inductor Temperature Curve with and without NTC Temperature Compensation


maximum inductor peak current to remain unaffected throughout all duty cycles.

Inductor Value Calculation

Given the desired input and output voltages, the inductor value and operating frequency f_{OSC} directly determine the inductor's peak-to-peak ripple current:

$$I_{\text{RIPPLE}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \left(\frac{V_{\text{IN}} - V_{\text{OUT}}}{f_{\text{OSC}} \bullet L} \right)$$

Lower ripple current reduces core losses in the inductor, ESR losses in the output capacitors, and output voltage ripple. Thus, highest efficiency operation is obtained at low frequency with a small ripple current. Achieving this, however, requires a large inductor.



(7a) Dual Output Dual Phase DCR Sensing Application

(7b) Single Output Dual Phase DCR Sensing Application

Figure 7. Thermistor Locations. Place Thermistor Next to Inductor(s) for Accurate Sensing of the Inductor Temperature, but Keep the ITEMP Pins Away from the Switch Nodes and Gate Drive Traces



A reasonable starting point is to choose a ripple current that is about 40% of $I_{OUT(MAX)}$ for a duty cycle less than 40%. Note that the largest ripple current occurs at the highest input voltage. To guarantee that ripple current does not exceed a specified maximum, the inductor should be chosen according to:

$$L \ge \frac{V_{IN} - V_{OUT}}{f_{OSC} \bullet I_{RIPPLE}} \bullet \frac{V_{OUT}}{V_{IN}}$$

For duty cycles greater than 40%, the 10mV current sense ripple voltage requirement is relaxed because the slope compensation signal aids the signal-to-noise ratio and because a lower limit is placed on the inductor value to avoid subharmonic oscillations. To ensure stability for duty cycles up to the maximum of 95%, use the following equation to find the minimum inductance.

$$L_{\rm MIN} > \frac{V_{\rm OUT}}{f_{\rm SW} \bullet I_{\rm LOAD(MAX)}} \bullet 1.4$$

where

 L_{MIN} is in units of μ H f_{SW} is in units of MHz

Inductor Core Selection

Once the inductance value is determined, the type of inductor must be selected. Core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Power MOSFET and Schottky Diode (Optional) Selection

Two external power MOSFETs must be selected for each controller in the LTC3855: one N-channel MOSFET for the top (main) switch, and one N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak drive levels are set by the INTV_{CC} voltage. This voltage is typically 5V during start-up (see EXTV_{CC} Pin Connection). Consequently, logic-level threshold MOSFETs must be used in most applications. The only exception is if low input voltage is expected (V_{IN} < 5V); then, sub-logic level threshold MOSFETs (V_{GS(TH)} < 3V) should be used. Pay close attention to the BV_{DSS} specification for the MOSFETs as well; most of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the on-resistance $R_{DS(ON)}$, Miller capacitance C_{MILLER} , input voltage and maximum output current. Miller capacitance, C_{MILLER} , can be approximated from the gate charge curve usually provided on the MOSFET manufacturers' data sheet. C_{MILLER} is equal to the increase in gate charge along the horizontal axis while the curve is approximately flat divided by the specified change in V_{DS} . This result is then multiplied by the ratio of the application applied V_{DS} to the gate charge curve specified V_{DS} . When the IC is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle =
$$\frac{V_{OUT}}{V_{IN}}$$

Synchronous Switch Duty Cycle = $\frac{V_{IN} - V_{OUT}}{V_{IN}}$



3855

The MOSFET power dissipations at maximum output current are given by:

$$P_{MAIN} = \frac{V_{OUT}}{V_{IN}} (I_{MAX})^{2} (1+\delta) R_{DS(ON)} + (V_{IN})^{2} (\frac{I_{MAX}}{2}) (R_{DR}) (C_{MILLER}) \cdot (\frac{1}{V_{INTVCC} - V_{TH(MIN)}} + \frac{1}{V_{TH(MIN)}} - f_{OSC}$$

$$P_{SYNC} = \frac{V_{IN} - V_{OUT}}{V_{IN}} (I_{MAX})^2 (1+\delta) R_{DS(ON)}$$

where δ is the temperature dependency of $R_{DS(ON)}$ and R_{DR} (approximately 2Ω) is the effective driver resistance at the MOSFET's Miller threshold voltage. $V_{TH(MIN)}$ is the typical MOSFET minimum threshold voltage.

Both MOSFETs have I²R losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For $V_{IN} < 20V$ the high current efficiency generally improves with larger MOSFETs, while for $V_{IN} > 20V$ the transition losses rapidly increase to the point that the use of a higher $R_{DS(ON)}$ device with lower C_{MILLER} actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage when the top switch duty factor is low or during a short-circuit when the synchronous switch is on close to 100% of the period.

The term $(1 + \delta)$ is generally given for a MOSFET in the form of a normalized R_{DS(ON)} vs Temperature curve, but $\delta = 0.005/^{\circ}$ C can be used as an approximation for low voltage MOSFETs.

The optional Schottky diodes conduct during the dead time between the conduction of the two power MOSFETs. These prevent the body diodes of the bottom MOSFETs from turning on, storing charge during the dead time and requiring a reverse recovery period that could cost as much as 3% in efficiency at high V_{IN}. A 1A to 3A Schottky is generally a good compromise for both regions of operation due to

the relatively small average current. Larger diodes result in additional transition losses due to their larger junction capacitance. A Schottky diode in parallel with the bottom FET may also provide a modest improvement in Burst Mode efficiency.

Soft-Start and Tracking

The LTC3855 has the ability to either soft-start by itself with a capacitor or track the output of another channel or external supply. When one particular channel is configured to soft-start by itself, a capacitor should be connected to its TK/SS pin. This channel is in the shutdown state if its RUN pin voltage is below 1.2V. Its TK/SS pin is actively pulled to ground in this shutdown state.

Once the RUN pin voltage is above 1.2V, the channel powers up. A soft-start current of 1.2μ A then starts to charge its soft-start capacitor. Note that soft-start or tracking is achieved not by limiting the maximum output current of the controller but by controlling the output ramp voltage according to the ramp rate on the TK/SS pin. Current foldback is disabled during this phase to ensure smooth soft-start or tracking. The soft-start or tracking range is defined to be the voltage range from OV to 0.6V on the TK/SS pin. The total soft-start time can be calculated as:

$$t_{SOFTSTART} = 0.6 \bullet \frac{C_{SS}}{1.2 \mu A}$$

Regardless of the mode selected by the MODE/PLLIN pin, the regulator will always start in pulse-skipping mode up to TK/SS = 0.5V. Between TK/SS = 0.5V and 0.54V, it will operate in forced continuous mode and revert to the selected mode once TK/SS > 0.54V. The output ripple is minimized during the 40mV forced continuous mode window ensuring a clean PGOOD signal.

When the channel is configured to track another supply, the feedback voltage of the other supply is duplicated by a resistor divider and applied to the TK/SS pin. Therefore, the voltage ramp rate on this pin is determined by the ramp rate of the other supply's voltage. Note that the small soft-start capacitor charging current is always flowing,



producing a small offset error. To minimize this error, select the tracking resistive divider value to be small enough to make this error negligible.

In order to track down another channel or supply after the soft-start phase expires, the LTC3855 is forced into continuous mode of operation as soon as V_{FB} is below the undervoltage threshold of 0.54V regardless of the setting on the MODE/PLLIN pin. However, the LTC3855 should always be set in force continuous mode tracking down when there is no load. After TK/SS drops below 0.1V, its channel will operate in discontinuous mode.

Output Voltage Tracking

The LTC3855 allows the user to program how its output ramps up and down by means of the TK/SS pins. Through these pins, the output can be set up to either coincidentally or ratiometrically track another supply's output, as shown in Figure 8. In the following discussions, V_{OUT1} refers to the LTC3855's output 1 as a master channel and V_{OUT2} refers to the LTC3855's output 2 as a slave channel. In practice, though, either phase can be used as the master.

To implement the coincident tracking in Figure 8a, connect an additional resistive divider to V_{OUT1} and connect its midpoint to the TK/SS pin of the slave channel. The ratio of this divider should be the same as that of the slave channel's feedback divider shown in Figure 9a. In this tracking mode, V_{OUT1} must be set higher than V_{OUT2} . To implement the ratiometric tracking in Figure 9b, the ratio of the V_{OUT2} divider should be exactly the same as the master channel's feedback divider shown in Figure 9b. By selecting different resistors, the LTC3855 can achieve different modes of tracking including the two in Figure 8.

So which mode should be programmed? While either mode in Figure 8 satisfies most practical applications, some tradeoffs exist. The ratiometric mode saves a pair of resistors, but the coincident mode offers better output regulation.

When the master channel's output experiences dynamic excursion (under load transient, for example), the slave channel output will be affected as well. For better output regulation, use the coincident tracking mode instead of ratiometric.




Figure 8. Two Different Modes of Output Voltage Tracking




Figure 9. Setup for Coincident and Ratiometric Tracking



INTV_{CC} Regulators and EXTV_{CC}

The LTC3855 features a true PMOS LDO that supplies power to INTV_{CC} from the V_{IN} supply. INTV_{CC} powers the gate drivers and much of the LTC3855's internal circuitry. The linear regulator regulates the voltage at the INTV_{CC} pin to 5V when V_{IN} is greater than 5.5V. EXTV_{CC} connects to INTV_{CC} through a P-channel MOSFET and can supply the needed power when its voltage is higher than 4.7V. Each of these can supply a peak current of 100mA and must be bypassed to ground with a minimum of 4.7µF ceramic capacitor or low ESR electrolytic capacitor. No matter what type of bulk capacitor is used, an additional 0.1µF ceramic capacitor placed directly adjacent to the INTV_{CC} and PGND pins is highly recommended. Good bypassing is needed to supply the high transient currents required by the MOSFET gate drivers and to prevent interaction between the channels.

High input voltage applications in which large MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the LTC3855 to be exceeded. The INTV_{CC} current, which is dominated by the gate charge current, may be supplied by either the 5V linear regulator or EXTV_{CC}. When the voltage on the EXTV_{CC} pin is less than 4.7V, the linear regulator is enabled. Power dissipation for the IC in this case is highest and is equal to $V_{IN} \bullet I_{INTVCC}$. The gate charge current is dependent on operating frequency as discussed in the Efficiency Considerations section. The junction temperature can be estimated by using the equations given in Note 3 of the Electrical Characteristics. For example, the LTC3855 INTV_{CC} current is limited to less than 44mA from a 38V supply in the UJ package and not using the EXTV_{CC} supply:

 $T_J = 70^{\circ}C + (44mA)(38V)(33^{\circ}C/W) = 125^{\circ}C$

To prevent the maximum junction temperature from being exceeded, the input supply current must be checked while operating in continuous conduction mode (MODE/PLLIN = SGND) at maximum V_{IN} . When the voltage applied to EXT- V_{CC} rises above 4.7V, the INTV_{CC} linear regulator is turned off and the EXTV_{CC} is connected to the INTV_{CC}. The EXTV_{CC} remains on as long as the voltage applied to EXTV_{CC} remains above 4.5V. Using the EXTV_{CC} allows the MOSFET driver and control power to be derived from one of the LTC3855's switching regulator outputs during normal operation and

from the INTV_{CC} when the output is out of regulation (e.g., start-up, short-circuit). If more current is required through the EXTV_{CC} than is specified, an external Schottky diode can be added between the EXTV_{CC} and INTV_{CC} pins. Do not apply more than 6V to the EXTV_{CC} pin and make sure that EXTV_{CC} < V_{IN} .

Significant efficiency and thermal gains can be realized by powering $INTV_{CC}$ from the output, since the V_{IN} current resulting from the driver and control currents will be scaled by a factor of (Duty Cycle)/(Switcher Efficiency).

Tying the $EXTV_{CC}$ pin to a 5V supply reduces the junction temperature in the previous example from 125°C to:

 $T_J = 70^{\circ}C + (44mA)(5V)(33^{\circ}C/W) = 77^{\circ}C$

However, for 3.3V and other low voltage outputs, additional circuitry is required to derive $\ensuremath{\mathsf{INTV}_{\text{CC}}}$ power from the output.

The following list summarizes the four possible connections for $\mathsf{EXTV}_{\mathsf{CC}}$:

- 1. EXTV_{CC} left open (or grounded). This will cause $INTV_{CC}$ to be powered from the internal 5V regulator resulting in an efficiency penalty of up to 10% at high input voltages.
- 2. EXTV_{CC} connected directly to V_{OUT} . This is the normal connection for a 5V regulator and provides the highest efficiency.
- 3. EXTV_{CC} connected to an external supply. If a 5V external supply is available, it may be used to power $EXTV_{CC}$ providing it is compatible with the MOSFET gate drive requirements.
- 4. EXTV_{CC} connected to an output-derived boost network. For 3.3V and other low voltage regulators, efficiency gains can still be realized by connecting $EXTV_{CC}$ to an output-derived voltage that has been boosted to greater than 4.7V.

For applications where the main input power is below 5V, tie the V_{IN} and INTV_{CC} pins together and tie the combined pins to the 5V input with a 1 Ω or 2.2 Ω resistor as shown in Figure 10 to minimize the voltage drop caused by the gate charge current. This will override the INTV_{CC} linear regulator and will prevent INTV_{CC} from dropping too low



due to the dropout voltage. Make sure the $INTV_{CC}$ voltage is at or exceeds the $R_{DS(ON)}$ test voltage for the MOSFET which is typically 4.5V for logic level devices.




Figure 10. Setup for a 5V Input

Topside MOSFET Driver Supply (C_B, DB)

External bootstrap capacitors C_B connected to the BOOST pins supply the gate drive voltages for the topside MOSFETs. Capacitor C_B in the Functional Diagram is charged though external diode DB from INTV_{CC} when the SW pin is low. When one of the topside MOSFETs is to be turned on, the driver places the C_B voltage across the gate source of the desired MOSFET. This enhances the MOSFET and turns on the topside switch. The switch node voltage, SW, rises to V_{IN} and the BOOST pin follows. With the topside MOSFET on, the boost voltage is above the input supply: $V_{BOOST} = V_{IN} + V_{INTVCC}$. The value of the boost capacitor C_B needs to be 100 times that of the total input capacitance of the topside MOSFET(s). The reverse breakdown of the external Schottky diode must be greater than $V_{IN(MAX)}$. When adjusting the gate drive level, the final arbiter is the total input current for the regulator. If a change is made and the input current decreases, then the efficiency has improved. If there is no change in input current, then there is no change in efficiency.

Undervoltage Lockout

The LTC3855 has two functions that help protect the controller in case of undervoltage conditions. A precision UVLO comparator constantly monitors the INTV_{CC} voltage to ensure that an adequate gate-drive voltage is present. It locks out the switching action when INTV_{CC} is below 3.2V. To prevent oscillation when there is a disturbance on the INTV_{CC}, the UVLO comparator has 600mV of precision hysteresis.

Another way to detect an undervoltage condition is to monitor the V_{IN} supply. Because the RUN pins have a precision turn-on reference of 1.2V, one can use a resistor divider to V_{IN} to turn on the IC when V_{IN} is high enough. An extra 4.5µA of current flows out of the RUN pin once the RUN pin voltage passes 1.2V. One can program the hysteresis of the run comparator by adjusting the values of the resistive divider. For accurate V_{IN} undervoltage detection, V_{IN} needs to be higher than 4.5V.

C_{IN} and C_{OUT} Selection

The selection of C_{IN} is simplified by the 2-phase architecture and its impact on the worst-case RMS current drawn through the input network (battery/fuse/capacitor). It can be shown that the worst-case capacitor RMS current occurs when only one controller is operating. The controller with the highest (V_{OUT})(I_{OUT}) product needs to be used in the formula below to determine the maximum RMS capacitor current requirement. Increasing the output current drawn from the other controller will actually decrease the input RMS ripple current from its maximum value. The out-of-phase technique typically reduces the input capacitor's RMS ripple current by a factor of 30% to 70% when compared to a single phase power supply solution.

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $(V_{OUT})/(V_{IN})$. To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current of one channel must be used. The maximum RMS capacitor current is given by:

$$C_{IN} \text{ Required } I_{RMS} \approx \frac{I_{MAX}}{V_{IN}} \left[\left(V_{OUT} \right) \left(V_{IN} - V_{OUT} \right) \right]^{1/2}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturers' ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may be paralleled to meet size or height requirements in the design. Due to the high operating frequency of the LTC3855, ceramic capacitors

3855f

can also be used for $C_{\mbox{\scriptsize IN}}.$ Always consult the manufacturer if there is any question.

The benefit of the LTC3855 2-phase operation can be calculated by using the equation above for the higher power controller and then calculating the loss that would have resulted if both controller channels switched on at the same time. The total RMS power lost is lower when both controllers are operating due to the reduced overlap of current pulses required through the input capacitor's ESR. This is why the input capacitor's requirement calculated above for the worst-case controller is adequate for the dual controller design. Also, the input protection fuse resistance, battery resistance, and PC board trace resistance losses are also reduced due to the reduced peak currents in a 2-phase system. The overall benefit of a multiphase design will only be fully realized when the source impedance of the power supply/battery is included in the efficiency testing. The sources of the top MOSFETs should be placed within 1 cm of each other and share a common $C_{IN}(s)$. Separating the sources and $C_{\mbox{\scriptsize IN}}$ may produce undesirable voltage and current resonances at VIN.

A small (0.1µF to 1µF) bypass capacitor between the chip V_{IN} pin and ground, placed close to the LTC3855, is also suggested. A 2.2 Ω to 10 Ω resistor placed between C_{IN} (C1) and the V_{IN} pin provides further isolation between the two channels.

The selection of C_{OUT} is driven by the effective series resistance (ESR). Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple (ΔV_{OUT}) is approximated by:

$$\Delta V_{OUT} \approx I_{RIPPLE} \left(ESR + \frac{1}{8fC_{OUT}} \right)$$

where f is the operating frequency, C_{OUT} is the output capacitance and I_{RIPPLE} is the ripple current in the inductor. The output ripple is highest at maximum input voltage since I_{RIPPLE} increases with input voltage.

Setting Output Voltage

The LTC3855 output voltages are each set by an external feedback resistive divider carefully placed across the

output, as shown in Figure 11. The regulated output voltage is determined by:

$$V_{OUT} = 0.6V \bullet \left(1 + \frac{R_B}{R_A}\right)$$

To improve the frequency response, a feed-forward capacitor, $C_{FF},\,may$ be used. Great care should be taken to route the V_{FB} line away from noise sources, such as the inductor or the SW line.




Figure 11. Setting Output Voltage

Fault Conditions: Current Limit and Current Foldback

The LTC3855 includes current foldback to help limit load current when the output is shorted to ground. If the output falls below 50% of its nominal output level, then the maximum sense voltage is progressively lowered from its maximum programmed value to one-third of the maximum value. Foldback current limiting is disabled during the soft-start or tracking up. Under short-circuit conditions with very low duty cycles, the LTC3855 will begin cycle skipping in order to limit the short-circuit current. In this situation the bottom MOSFET will be dissipating most of the power but less than in normal operation. The short-circuit ripple current is determined by the minimum ontime $t_{ON(MIN)}$ of the LTC3855 (\approx 90ns), the input voltage and inductor value:

$$\Delta I_{L(SC)} = t_{ON(MIN)} \bullet \frac{V_{IN}}{L}$$

The resulting short-circuit current is:

$$I_{SC} = \frac{1/3 V_{SENSE(MAX)}}{R_{SENSE}} - \frac{1}{2} \Delta I_{L(SC)}$$

Phase-Locked Loop and Frequency Synchronization

The LTC3855 has a phase-locked loop (PLL) comprised of an internal voltage-controlled oscillator (V_{CO}) and a phase detector. This allows the turn-on of the top MOSFET of controller 1 to be locked to the rising edge of an external clock signal applied to the MODE/PLLIN pin. The turn-on of controller 2's top MOSFET is thus 180 degrees outof-phase with the external clock. The phase detector is an edge sensitive digital type that provides zero degrees phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

The output of the phase detector is a pair of complementary current sources that charge or discharge the internal filter network. There is a precision 10µA of current flowing out of FREQ pin. This allows the user to use a single resistor to SGND to set the switching frequency when no external clock is applied to the MODE/PLLIN pin. The internal switch between FREQ pin and the integrated PLL filter network is ON, allowing the filter network to be pre-charged to the same voltage potential as the FREQ pin. The relationship between the voltage on the FREQ pin and the operating frequency is shown in Figure 12 and specified in the Electrical Characteristic table. If an external clock is detected on the MODE/PLLIN pin, the internal switch mentioned above will turn off and isolate the influence of FREQ pin. Note that the LTC3855 can only be synchronized to an external clock whose frequency is within range of the LTC3855's internal V_{CO} . This is guaranteed to be between 250kHz and 770kHz. A simplified block diagram is shown in Figure 13.

If the external clock frequency is greater than the internal oscillator's frequency, f_{OSC} , then current is sourced continuously from the phase detector output, pulling up the filter network. When the external clock frequency is less than f_{OSC} , current is sunk continuously, pulling down the filter network. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. The voltage on the filter network is adjusted until the phase and frequency of the internal and external oscillators are identical. At the stable operating point, the phase detector output is high impedance and the filter capacitor holds the voltage.




Figure 12. Relationship Between Oscillator Frequency and Voltage at the FREQ Pin




Figure 13. Phase-Locked Loop Block Diagram

Typically, the external clock (on MODE/PLLIN pin) input high threshold is 1.6V, while the input low threshold is 1V. It is not recommended to apply the external clock when IC is in shutdown.

Minimum On-Time Considerations

Minimum on-time $t_{ON(MIN)}$ is the smallest time duration that the LTC3855 is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that

$$t_{ON(MIN)} < \frac{V_{OUT}}{V_{IN}(f)}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTC3855 is approximately 90ns, with reasonably good PCB layout, minimum 30% inductor current ripple and at least 10mV – 15mV ripple on the current sense signal. The minimum on-time can be affected by PCB switching noise in the voltage and current loop. As the peak sense voltage decreases the minimum on-time gradually increases to 130ns. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

%Efficiency = 100% - (L1 + L2 + L3 + ...)

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC3855 circuits: 1) IC V_{IN} current, 2) INTV_{CC} regulator current, 3) I²R losses, 4) Topside MOSFET transition losses.

- 1. The V_{IN} current is the DC supply current given in the Electrical Characteristics table, which excludes MOSFET driver and control currents. V_{IN} current typically results in a small (<0.1%) loss.
- INTV_{CC} current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves

from INTV_{CC} to ground. The resulting dQ/dt is a current out of INTV_{CC} that is typically much larger than the control circuit current. In continuous mode, $I_{GATECHG} = f(Q_T + Q_B)$, where Q_T and Q_B are the gate charges of the topside and bottom side MOSFETs.

Supplying INTV_{CC} power through EXTV_{CC} from an output-derived source will scale the V_{IN} current required for the driver and control circuits by a factor of (Duty Cycle)/(Efficiency). For example, in a 20V to 5V application, 10mA of INTV_{CC} current results in approximately 2.5mA of V_{IN} current. This reduces the mid-current loss from 10% or more (if the driver was powered directly from V_{IN}) to only a few percent.

- 3. I²R losses are predicted from the DC resistances of the fuse (if used), MOSFET, inductor, current sense resistor. In continuous mode, the average output current flows through L and R_{SENSE}, but is "chopped" between the topside MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same $R_{DS(ON)}$, then the resistance of one MOSFET can simply be summed with the resistances of L and R_{SENSE} to obtain I²R losses. For example, if each $R_{DS(ON)} = 10m\Omega$, $R_{I} = 10m\Omega$, $R_{SENSE} = 5m\Omega$, then the total resistance is $25m\Omega$. This results in losses ranging from 2% to 8% as the output current increases from 3A to 15A for a 5V output, or a 3% to 12% loss for a 3.3V output. Efficiency varies as the inverse square of V_{OUT} for the same external components and output power level. The combined effects of increasingly lower output voltages and higher currents required by high performance digital systems is not doubling but quadrupling the importance of loss terms in the switching regulator system!
- Transition losses apply only to the topside MOSFET(s), and become significant only when operating at high input voltages (typically 15V or greater). Transition losses can be estimated from:

Transition Loss = (1.7) $V_{IN}^2 I_{O(MAX)} C_{RSS} f$

Other "hidden" losses such as copper trace and internal battery resistances can account for an additional 5% to 10% efficiency degradation in portable systems. It is very important to include these "system" level losses during the design phase. The internal battery and fuse resistance



losses can be minimized by making sure that C_{IN} has adequate charge storage and very low ESR at the switching frequency. A 25W supply will typically require a minimum of 20μ F to 40μ F of capacitance having a maximum of $20m\Omega$ to $50m\Omega$ of ESR. The LTC3855 2-phase architecture typically halves this input capacitance requirement over competing solutions. Other losses including Schottky conduction losses during dead time and inductor core losses generally account for less than 2% total additional loss.

Modest improvements in Burst Mode efficiency may be realized by using a smaller inductor value, a lower switching frequency or for DCR sensing applications, making the DCR filter's time constant smaller than the L/DCR time constant for the inductor. A small Schottky diode with a current rating equal to about 20% of the maximum load current or less may yield minor improvements, too.

Checking Transient Response

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, V_{OUT} shifts by an amount equal to ΔI_{LOAD} (ESR), where ESR is the effective series resistance of C_{OUT} . ΔI_{IOAD} also begins to charge or discharge C_{OUT} generating the feedback error signal that forces the regulator to adapt to the current change and return V_{OUT} to its steady-state value. During this recovery time V_{OUT} can be monitored for excessive overshoot or ringing, which would indicate a stability problem. The availability of the I_{TH} pin not only allows optimization of control loop behavior but also provides a DC coupled and AC filtered closed loop response test point. The DC step, rise time and settling at this test point truly reflects the closed loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The I_{TH} external components shown in the Typical Application circuit will provide an adequate starting point for most applications.

The I_{TH} series R_C - C_C filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop gain and phase. An output current pulse of 20% to 80% of full-load current having a rise time of 1µs to 10µs will produce output voltage and I_{TH} pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. Placing a power MOSFET directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce a realistic load step condition. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the I_{TH} pin signal which is in the feedback loop and is the filtered and compensated control loop response. The gain of the loop will be increased by increasing R_{C} and the bandwidth of the loop will be increased by decreasing $C_{\rm C}$. If $R_{\rm C}$ is increased by the same factor that $C_{\rm C}$ is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance.

A second, more severe transient is caused by switching in loads with large (>1 μ F) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with C_{OUT}, causing a rapid drop in V_{OUT}. No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and it is driven quickly. If the ratio of C_{LOAD} to C_{OUT} is greater than 1:50, the switch rise time should be controlled so that the load rise time is limited to approximately 25 • C_{LOAD}. Thus a 10 μ F capacitor would require a 250 μ s rise time, limiting the charging current to about 200mA.



PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of Figure 14. Figure 15 illustrates the current waveforms present in the various branches of the 2-phase synchronous regulators operating in the continuous mode. Check the following in your layout:

- 1. Are the top N-channel MOSFETs M1 and M3 located within 1 cm of each other with a common drain connection at C_{IN} ? Do not attempt to split the input decoupling for the two channels as it can cause a large resonant loop.
- 2. Are the signal and power grounds kept separate? The combined IC signal ground pin and the ground return of C_{INTVCC} must return to the combined C_{OUT} (–) terminals. The V_{FB} and I_{TH} traces should be as short as possible. The path formed by the top N-channel MOSFET, Schottky diode and the C_{IN} capacitor should have short leads and PC trace lengths. The output capacitor (–) terminals should be connected as close as possible to the (–) terminals of the input capacitor by placing the capacitors next to each other and away from the Schottky loop described above.
- 3. Do the LTC3855 V_{FB} pins' resistive dividers connect to the (+) terminals of C_{OUT}? The resistive divider must be connected between the (+) terminal of C_{OUT} and signal ground. The feedback resistor connections should not be along the high current input feeds from the input capacitor(s).
- 4. Are the SENSE⁺ and SENSE⁻ leads routed together with minimum PC trace spacing? The filter capacitor between SENSE⁺ and SENSE⁻ should be as close as possible to the IC. Ensure accurate current sensing with Kelvin connections at the sense resistor or inductor, whichever is used for current sensing.
- 5. Is the INTV_{CC} decoupling capacitor connected close to the IC, between the INTV_{CC} and the power ground pins? This capacitor carries the MOSFET drivers current peaks. An additional 1μ F ceramic capacitor placed immediately next to the INTV_{CC} and PGND pins can help improve noise performance substantially.

- 6. Keep the switching nodes (SW1, SW2), top gate nodes (TG1, TG2), and boost nodes (BOOST1, BOOST2) away from sensitive small-signal nodes, especially from the opposite channel's voltage and current sensing feedback pins. All of these nodes have very large and fast moving signals and therefore should be kept on the "output side" of the LTC3855 and occupy minimum PC trace area. If DCR sensing is used, place the top resistor (Figure 2b, R1) close to the switching node.
- 7. Are DIFFP and DIFFN leads routed together and correctly Kelvin sensing the output voltage?
- 8. Use a modified "star ground" technique: a low impedance, large copper area central grounding point on the same side of the PC board as the input and output capacitors with tie-ins for the bottom of the INTV_{CC} decoupling capacitor, the bottom of the voltage feedback resistive divider and the SGND pin of the IC.

PC Board Layout Debugging

Start with one controller at a time. It is helpful to use a DC-50MHz current probe to monitor the current in the inductor while testing the circuit. Monitor the output switching node (SW pin) to synchronize the oscilloscope to the internal oscillator and probe the actual output voltage as well. Check for proper performance over the operating voltage and current range expected in the application. The frequency of operation should be maintained over the input voltage range down to dropout and until the output load drops below the low current operation threshold—typically 10% of the maximum designed current level in Burst Mode operation.

The duty cycle percentage should be maintained from cycle to cycle in a well-designed, low noise PCB implementation. Variation in the duty cycle at a subharmonic rate can suggest noise pickup at the current or voltage sensing inputs or inadequate loop compensation. Overcompensation of the loop can be used to tame a poor PC layout if regulator bandwidth optimization is not required. Only after each controller is checked for its individual performance should both controllers be turned on at the same time. A particularly difficult region of operation is when one controller channel is nearing its current comparator trip point when the other channel is turning on its top MOSFET.

3855f







Figure 14. Recommended Printed Circuit Layout Diagram







This occurs around 50% duty cycle on either channel due to the phasing of the internal clocks and may cause minor duty cycle jitter.

Reduce V_{IN} from its nominal level to verify operation of the regulator in dropout. Check the operation of the undervoltage lockout circuit by further lowering V_{IN} while monitoring the outputs to verify operation.

Investigate whether any problems exist only at higher output currents or only at higher input voltages. If problems coincide with high input voltages and low output currents, look for capacitive coupling between the BOOST, SW, TG, and possibly BG connections and the sensitive voltage and current pins. The capacitor placed across the current sensing pins needs to be placed immediately adjacent to the pins of the IC. This capacitor helps to minimize the effects of differential noise injection due to high frequency capacitive coupling. If problems are encountered with high current output loading at lower input voltages, look for inductive coupling between C_{IN}, Schottky and the top MOSFET components to the sensitive current and voltage sensing traces. In addition, investigate common ground path voltage pickup between these components and the SGND pin of the IC.

Design Example

As a design example for a two channel high current regulator, assume $V_{IN} = 12V(nominal)$, $V_{IN} = 20V(maximum)$, $V_{OUT1} = 1.8V$, $V_{OUT2} = 1.2V$, $I_{MAX1,2} = 15A$, and f = 400kHz (see Figure 16).

The regulated output voltages are determined by:

$$V_{OUT} = 0.6V \bullet \left(1 + \frac{R_B}{R_A}\right)$$

Using 20k 1% resistors from both V_{FB} nodes to ground, the top feedback resistors are (to the nearest 1% standard value) 40.2k and 20k.

The frequency is set by biasing the FREQ pin to 1V (see Figure 12).

The inductance values are based on a 35% maximum ripple current assumption (5.25A for each channel). The highest value of ripple current occurs at the maximum

input voltage:

$$L = \frac{V_{OUT}}{f \bullet \Delta I_{L(MAX)}} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

Channel 1 will require 0.78μ H, and channel 2 will require 0.54μ H. The Vishay IHLP4040DZ-01, 0.56μ H inductor is chosen for both rails. At the nominal input voltage (12V), the ripple current will be:

$$\Delta I_{L(NOM)} = \frac{V_{OUT}}{f \bullet L} \left(1 - \frac{V_{OUT}}{V_{IN(NOM)}} \right)$$

Channel 1 will have 6.8A (46%) ripple, and channel 2 will have 4.8A (32%) ripple. The peak inductor current will be the maximum DC value plus one-half the ripple current, or 18.4A for channel 1 and 17.4A for channel 2.

The minimum on-time occurs on channel 2 at the maximum V_{IN} , and should not be less than 90ns:

$$t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)} f} = \frac{1.2V}{20V(400kHz)} = 150ns$$

With I_{LIM} floating, the equivalent R_{SENSE} resistor value can be calculated by using the minimum value for the maximum current sense threshold (45mV).

$$R_{SENSE(EQUIV)} = \frac{V_{SENSE(MIN)}}{I_{LOAD(MAX)} + \frac{\Delta I_{L(NOM)}}{2}}$$

The equivalent required R_{SENSE} value is $2.4m\Omega$ for channel 1 and $2.6m\Omega$ for channel 2. The DCR of the 0.56μ H inductor is $1.7m\Omega$ typical and $1.8m\Omega$ maximum for a 25°C ambient. At 100°C, the estimated maximum DCR value is $2.3m\Omega$. The maximum DCR value is just slightly under the equivalent R_{SENSE} values. Therefore, R2 is not required to divide down the signal.

For each channel, $0.1\mu F$ is selected for C1.

R1=
$$\frac{L}{(DCR_{MAX} \text{ at } 25^{\circ}C) \bullet C1} = \frac{0.56\mu H}{1.8m\Omega \bullet 0.1\mu F} = 3.11k$$

Choose R1 = 3.09k

LINEAR TECHNOLOGY

38551




Figure 16. High Efficiency Dual 400kHz 1.8V/1.2V Step-Down Converter

The power loss in R1 at the maximum input voltage is:

$$P_{LOSS}R1 = \frac{(V_{IN(MAX)} - V_{OUT}) \bullet V_{OUT}}{R1}$$

The resulting power loss for R1 is 11mW for channel 1 and 7mW for channel 2.

The sum of the sense resistor and DCR is $2.5m\Omega$ (max) for the R_{SENSE} application whereas the inductor DCR for the DCR sense application is $1.8m\Omega$ (max). As a result of the lower conduction losses from the switch node to V_{OUT} , the DCR sensing application has higher efficiency.

The power dissipation on the topside MOSFET can be easily estimated. Choosing a Renesas RJK0305DPB




Figure 17. DCR Sense Efficiency vs R_{SENSE} Efficiency



38551

MOSFET results in: $R_{DS(ON)} = 13m\Omega$ (max), $V_{MILLER} = 2.6V$, $C_{MILLER} \cong 150p$ F. At maximum input voltage with T_J (estimated) = 75°C:

$$P_{MAIN} = \frac{1.8V}{20V} (15A)^2 [1 + (0.005)(75^{\circ}C - 25^{\circ}C)]^2$$
$$(0.013\Omega) + (20V)^2 (\frac{15A}{2})(2\Omega)(150pF)^{\bullet}$$
$$[\frac{1}{5V - 2.6V} + \frac{1}{2.6V}](400kHz)$$
$$= 329mW + 288mW$$
$$= 617mW$$

For a $2m\Omega$ sense resistor, a short-circuit to ground will result in a folded back current of:

 $I_{SC} = \frac{(1/3)50mV}{0.002\Omega} - \frac{1}{2} \left(\frac{90ns(20V)}{0.56\mu H}\right) = 6.7 A$

A Renesas RJK0330DPB, $R_{DS(ON)} = 3.9m\Omega$, is chosen for the bottom FET. The resulting power loss is:

$$P_{SYNC} = \frac{20V - 1.8V}{20V} (15A)^2 \bullet \\ \left[1 + (0.005) \bullet (75^{\circ}C - 25^{\circ}C)\right] \bullet 0.0039\Omega$$

$P_{SYNC} = 1W$

 $C_{\rm IN}$ is chosen for an RMS current rating of at least 7.5A at temperature assuming only channel 1 or 2 is on. C_{OUT} is chosen with an equivalent ESR of $4.5m\Omega$ for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

 $V_{ORIPPLE} = R_{ESR} (\Delta I_L) = 0.0045 \Omega \bullet 6.8 A = 31 m V_{P-P}$

Further reductions in output voltage ripple can be made by placing a $100\mu F$ ceramic across C_{OUT}




Figure 18. 2.5V, 15A and 1.8V, 15A Supply with NTC Temperature Compensated DCR Sensing, $f_{SW} = 350 \text{kHz}$





3855f




Figure 19. 1.8V, 15A and 1.2V, 15A Supply, $f_{SW} = 400 kHz$






Figure 20. High Efficiency Dual Phase 1.2V, 40A Supply, $f_{SW} = 250 kHz$






Figure 21. High Efficiency Dual Phase 1.2V, 40A Supply with DCR Sensing, $f_{SW} = 250 kHz$



3855f






Figure 22. Small Size, Dual Phase 0.9V, 50A Supply, f_{SW} = 400kHz













Figure 24. 3.3V/5A, 5V/5A Converter Using Sense Resistors






L1: WURTH 7443551131 L2: WURTH 7443551370 C_{OUT1}, C_{OUT2}: SANYO 16SVPC39MV





3855f

PACKAGE DESCRIPTION




(INCHES)

3. DRAWING NOT TO SCALE


*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE



PACKAGE DESCRIPTION



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



1. DRAWING IS A JEDEC PACKAGE OUTLINE VARIATION OF (WJJD-2)

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|-------------------------------------|--|--|
| LTC3853 | Triple Output, Multiphase Synchronous Step-Down DC/DC Controller, R _{SENSE} or DCR Current Sensing and Tracking | Phase-Lockable Fixed 250kHz to 750kHz Frequency, $4V \leq V_{IN} \leq 24V,$ V_{OUT3} Up to 13.5V |
| LTC3731 | 3-Phase Synchronous Controller, Expandable to 12 phases Differential Amp, High Output Current 60A to 240A | Phase-Lockable Fixed 250kHz to 600kHz Frequency, 0.6V \leq V_{OUT} \leq 5.25V, 4.5V \leq V_{IN} \leq 32V, |
| LTC3850/ LTC3850-1/ LTC3850-2 | Dual 2-Phase, High Efficiency Synchronous Step-Down DC/ DC Controller, R _{SENSE} or DCR Current Sensing and Tracking | Phase-Lockable Fixed 250kHz to 780kHz Frequency, $4V \leq V_{IN} \leq$ 30V, 0.8V $\leq V_{0UT} \leq$ 5.25V |
| LTC3854 | Small Footprint Wide V _{IN} Range Synchronous Step-Down DC/DC Controller, R _{SENSE} or DCR Current Sensing | Fixed 400kHz Operating Frequency 4.5V \leq V_{IN} \leq 38V, 0.8V \leq V_{OUT} \leq 5.25V, 2mm \times 3mm QFN-12 |
| LTC3851A/ LTC3851A-1 | No R _{SENSE} [™] Wide V _{IN} Range Synchronous Step-Down DC/ DC Controller, R _{SENSE} or DCR Current Sensing and Tracking | Phase-Lockable Fixed 250kHz to 750kHz Frequency, 4V \leq V_{IN} \leq 38V, 0.8V \leq V_{0UT} \leq 5.25V, MSOP-16E, 3mm \times 3mm QFN-16, SSOP-16 |
| LTC3878 | No R _{SENSE} Constant On-Time Synchronous Step-Down DC/DC Controller, No R _{SENSE} Required | Very Fast Transient Response, $t_{ON(MIN)}$ = 43ns, 4V \leq V_{IN} \leq 38V, 0.8V \leq V_{OUT} \leq 0.9V_{IN}, SSOP-16 |
| LTC3879 | No R _{SENSE} Constant On-Time Synchronous Step-Down DC/DC Controller, No R _{SENSE} Required | Very Fast Transient Response, $t_{ON(MIN)}$ = 43ns, 4V \le V _{IN} \le 38V, 0.6V \le V _{OUT} \le 0.9V _{IN} , MSOP-16E, 3mm \times 3mm QFN-16 |
| LTM4600HV | 10A DC/DC µModule [®] Complete Power Supply | High Efficiency, Compact Size, Fast Transient Response 4.5V \leq V _{IN} \leq 28V, 0.8V \leq V _{OUT} \leq 5V, 15mm \times 15mm \times 2.8mm |
| LTM4601AHV | 12A DC/DC µModule Complete Power Supply | High Efficiency, Compact Size, Fast Transient Response 4.5V \leq V_{IN} \leq 28V, 0.8V \leq V_{0UT} \leq 5V, 15mm \times 15mm \times 2.8mm |
| LTC3610 | 12A, 1MHz, Monolithic Synchronous Step-Down DC/DC Converter | High Efficiency, Adjustable Constant On-Time 4V \leq V $_{IN}$ \leq 24V, V $_{OUT(MIN)}$ 0.6V, 9mm \times 9mm QFN-64 |
| LTC3611 | 10A, 1MHz, Monolithic Synchronous Step-Down DC/DC Converter | High Efficiency, Adjustable Constant On-Time 4V \leq V_{IN} \leq 32V, V_{OUT(MIN)} 0.6V, 9mm \times 9mm QFN-64 |
| LTC3857/ LTC3857-1 | Low I _Q , Dual Output 2-Phase Synchronous Step-Down DC/DC Controller with 99% Duty Cycle | Phase-Lockable Fixed Operating Frequency 50kHz to 900kHz, $4V \le V_{IN} \le 38V$, 0.8V $\le V_{OUT} \le 24V$, $I_Q = 50\mu A$ |
| LTC3868/ LTC3868-1 | Low I _Q , Dual Output 2-Phase Synchronous Step-Down DC/DC Controller with 99% Duty Cycle | Phase-Lockable Fixed Operating Frequency 50kHz to 900kHz, $4V \le V_{IN} \le 24V$, 0.8V $\le V_{OUT} \le 14V$, $I_Q = 170\mu A$, |
| LT3845 | Low I _Q , High Voltage Synchronous Step-Down DC/DC Controller | Adjustable Fixed Operating Frequency 100kHz to 500kHz, $4V \le V_{IN} \le 60V$, 1.23V $\le V_{OUT} \le 36V$, $I_Q = 30\mu$ A, TSSOP-16 |

No R_{SENSE} is a trademark of Linear Technology Corporation. µModule is a registered trademark of Linear Technology Corporation.

