## features

- 3V to 42V Input Voltage Range
- 3.6A, 65V Internal DMOS Power Switch
- Low Quiescent Current:
- 106 $\mu$ A in Sleep Mode
- 380uA in Active Mode
- Quasi-Resonant Boundary Mode Operation at Heavy Load
- Low Ripple Burst Mode ${ }^{\otimes}$ Operation at Light Load
- Minimum Load < $0.5 \%$ (Typ) of Full Output
- No Transformer Third Winding or Opto-Isolator Required for Output Voltage Regulation
- Accurate EN/UVLO Threshold and Hysteresis
- Internal Compensation and Soft-Start
- Temperature Compensation for Output Diode
- Output Short-Circuit Protection
- Thermally Enhanced 8-Lead SO Package
- AEC-Q100 Qualified for Automotive Applications


## APPLICATIONS

- Isolated Automotive, Industrial, Medical

Power Supplies

- Isolated Auxiliary/Housekeeping Power Supplies


## DESCRIPTION

The LT® ${ }^{\circledR 3302 / L T 8302-3 ~ i s ~ a ~ m o n o l i t h i c ~ m i c r o p o w e r ~ i s o-~}$ lated flyback converter. By sampling the isolated output voltage directly from the primary-side flyback waveform, the part requires no third winding or opto-isolator for regulation. The output voltage is programmed with two external resistors and a third optional temperature compensation resistor. Boundary mode operation provides a small magnetic solution with excellent load regulation. Low ripple Burst Mode operation maintains high efficiency at light load while minimizing the output voltage ripple. A 3.6A, 65V DMOS power switch is integrated along with all the high voltage circuitry and control logic into a thermally enhanced 8-lead S0 package.
The LT8302/LT8302-3 operates from an input voltage range of 3 V to 42 V and delivers up to 18 W of isolated output power. The high level of integration and the use of boundary and low ripple burst modes result in a simple to use, low component count, and high efficiency application solution for isolated power delivery.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 5438499, 7463497, 7471522.

## TYPICAL APPLICATION



8302 TA01b

## LT8302/LT8302-3

## absolute maximum ratings

## pIn CONFIGURATION

## (Note 1)

SW (Note 2) ..... 65 V
$V_{\text {IN }}$ ..... 42V
EN/UVLO ..... $V_{\text {IN }}$
$\mathrm{R}_{\text {FB }}$ $\mathrm{V}_{\text {IN }}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\text {IN }}$
Current Into $\mathrm{R}_{\mathrm{FB}}$ ..... $200 \mu \mathrm{~A}$
$\mathrm{INTV}_{\text {CC }}, \mathrm{R}_{\text {REF }}, \mathrm{TC}$. ..... 4 V
Operating Junction Temperature Range (Notes 3, 4)LT8302E, LT8302E-3
$\qquad$ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT8302I, LT8302l-3 $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT8302J, LT8302J-3 $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT8302H, LT8302H-3 ..... $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT8302MP $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec )$300^{\circ} \mathrm{C}$



S8E PACKAGE -LEAD PLASTIC SO
$\theta_{J A}=33^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 9) IS GND, MUST BE SOLDERED TO PCB

## ORDER Information

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
| LT8302ES8E\#PBF | LT8302ES8E\#TRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302IS8E\#PBF | LT8302IS8E\#TRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302JS8E\#PBF | LT8302JS8E\#TRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302HS8E\#PBF | LT8302HS8E\#TRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302MPS8E\#PBF | LT8302MPS8E\#TRPBF | 8302 | 8-Lead Plastic SO | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302ES8E-3\#PBF | LT8302ES8E-3\#TRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302IS8E-3\#PBF | LT8302IS8E-3\#TRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302JS8E-3\#PBF | LT8302JS8E-3\#TRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302HS8E-3\#PBF | LT8302HS8E-3\#TRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| AUTOMOTIVE PRODUCTS** |  |  |  |  |
| LT8302ES8E\#WPBF | LT8302ES8E\#WTRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302IS8E\#WPBF | LT8302IS8E\#WTRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302JS8E\#WPBF | LT8302JS8E\#WTRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302HS8E\#WPBF | LT8302HS8E\#WTRPBF | 8302 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302ES8E-3\#WPBF | LT8302ES8E-3\#WTRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302IS8E-3\#WPBF | LT8302IS8E-3\#WTRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8302JS8E-3\#WPBF | LT8302JS8E-3\#WTRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8302HS8E-3\#WPBF | LT8302HS8E-3\#WTRPBF | 83023 | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.
**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a \#W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply over the tull operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=\mathrm{V}_{\mathrm{IN}}, \mathrm{C}_{I N T V C C}=1 \mu \mathrm{~F}$ to GND , unless otherwise noted.


Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The SW pin is rated to 65 V for transients. Depending on the leakage inductance voltage spike, operating waveforms of the SW pin should be derated to keep the flyback voltage spike below 65 V as shown in Figure 5.
Note 3: The LT8302E/LT8302E-3 is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process
controls. The LT8302I/LT83021-3 is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The LT8302J/LT8302J-3 and $\mathrm{LT} 8302 \mathrm{H} / \mathrm{LT} 8302 \mathrm{H}-3$ are guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range. The LT8302MP is guaranteed over the full $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperature greater than $125^{\circ} \mathrm{C}$.
Note 4: The LT8302/LT8302-3 includes overtemperature protection that is intended to protect the devices during momentary overload conditions. Junction temperature will exceed $150^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## LT8302/LT8302-3

TYPICAL PERFORMARCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless onemerise noted.


Boundary Mode Waveforms


FRONT PAGE APPLICATION
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$
$\mathrm{I}_{\text {OUT }}=2 \mathrm{~A}$


Output Temperature Variation


Discontinuous Mode Waveforms


FRONT PAGE APPLICATION
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$
$\mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$


Sleep Mode


Burst Mode Waveforms


FRONT PAGE APPLICATION
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$
$\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$


TYPICAL PERFORMARCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless onemwise noted.


8302 G10


8302 G13


8302 G16

EN/UVLO Hysteresis Current


8302 G11
INTV $_{\text {cC }}$ UVLO Threshold


8302 G14

$R_{\text {REF }}$ Line Regulation

INTV ${ }_{c c}$ Voltage vs Temperature


8302 G12


TC Pin Voltage

$8302 \mathrm{G17}$

## LT8302/LT8302-3

TYPICAL PERFORMARCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless onemerise noted.


## PIn functions

EN/UVLO (Pin 1): Enable/Undervoltage Lockout. The EN/UVLO pin is used to enable the LT8302/LT8302-3. Pull the pin below 0.3 V to shut down the LT8302/LT8302-
3. This pin has an accurate 1.214 V threshold and can be used to program a $\mathrm{V}_{\text {IN }}$ undervoltage lockout (UVLO) threshold using a resistor divider from $V_{\text {IN }}$ to ground. A $2.5 \mu \mathrm{~A}$ current hysteresis allows the programming of $\mathrm{V}_{\mathrm{IN}}$ UVLO hysteresis. If neither function is used, tie this pin directly to $\mathrm{V}_{\mathrm{IN}}$.
INTV ${ }_{\text {CC }}$ (Pin 2): Internal 3V Linear Regulator Output. The INTV ${ }_{\text {CC }}$ pin is supplied from $V_{\text {IN }}$ and powers the internal control circuitry and gate driver. Do not overdrive the INTV ${ }_{\text {CC }}$ pin with any external supply, such as a third winding supply. Locally bypass this pin to ground with a minimum $1 \mu \mathrm{~F}$ ceramic capacitor.
$\mathbf{V}_{\text {IN }}$ (Pin 3): Input Supply. The $\mathrm{V}_{\text {IN }}$ pin supplies current to the internal circuitry and serves as a reference voltage for the feedback circuitry connected to the $R_{F B}$ pin. Locally bypass this pin to ground with a capacitor.
GND (Pin 4, Exposed Pad Pin 9): Ground. The exposed pad provides both electrical contact to ground and good thermal contact to the printed circuit board. Solder the exposed pad directly to the ground plane.

SW (Pin 5): Drain of the Internal DMOS Power Switch. Minimize trace area at this pin to reduce EMI and voltage spikes.
$\mathbf{R}_{\text {FB }}$ (Pin 6): Input Pin for External Feedback Resistor. Connect a resistor from this pin to the transformer primary SW pin. The ratio of the $\mathrm{R}_{\mathrm{FB}}$ resistor to the $\mathrm{R}_{\text {REF }}$ resistor, times the internal voltage reference, determines the output voltage (plus the effect of any non-unity transformer turns ratio). Minimize trace area at this pin.
$\mathbf{R}_{\text {REF }}$ (Pin 7): Input Pin for External Ground Referred Reference Resistor. The resistor at this pin should be in the range of 10k, but for convenience in selecting a resistor divider ratio, the value may range from 9.09 k to 11.0 k .

TC (Pin 8): Output Voltage Temperature Compensation. The voltage at this pin is proportional to absolute temperature (PTAT) with temperature coefficient equal to $3.35 \mathrm{mV} /{ }^{\circ} \mathrm{K}$, i.e., equal to 1 V at room temperature $25^{\circ} \mathrm{C}$. The TC pin voltage can be used to estimate the LT8302/ LT8302-3 junction temperature. Connect a resistor from this pin to the $\mathrm{R}_{\text {REF }}$ pin to compensate the output diode temperature coefficient.

## LT8302/LT8302-3

block diagram


## OPERATION

The LT8302/LT8302-3 is a current mode switching regulator IC designed specially for the isolated flyback topology. The key problem in isolated topologies is how to communicate the output voltage information from the isolated secondary side of the transformer to the primary side for regulation. Historically, opto-isolators or extra transformer windings communicate this information across the isolation boundary. Opto-isolator circuits waste output power, and the extra components increase the cost and physical size of the power supply. Opto-isolators can also cause system issues due to limited dynamic response, nonlinearity, unit-to-unit variation and aging over lifetime. Circuits employing extra transformer windings also exhibit deficiencies, as using an extra winding adds to the transformer's physical size and cost, and dynamic response is often mediocre.
The LT8302/LT8302-3 samples the isolated output voltage through the primary-side flyback pulse waveform. In this manner, neither opto-isolator nor extra transformer winding is required for regulation. Since the LT8302/LT8302-3 operates in either boundary conduction mode or discontinuous conduction mode, the output voltage is always sampled on the SW pin when the secondary current is zero. This method improves load regulation without the need of external load compensation components.

The LT8302/LT8302-3 is a simple to use micropower isolated flyback converter housed in a thermally enhanced 8 -lead SO package. The output voltage is programmed with two external resistors. An optional TC resistor
provides easy output diode temperature compensation. By integrating the loop compensation and soft-start inside, the part reduces the number of external components. As shown in the Block Diagram, many of the blocks are similar to those found in traditional switching regulators including reference, regulators, oscillator, logic, current amplifier, current comparator, driver, and power switch. The novel sections include a flyback pulse sense circuit, a sample-and-hold error amplifier, and a boundary mode detector, as well as the additional logic for boundary conduction mode, discontinuous conduction mode, and low ripple Burst Mode operation.

## Quasi-Resonant Boundary Mode Operation

The LT8302/LT8302-3 features quasi-resonant boundary conduction mode operation at heavy load, where the chip turns on the primary power switch when the secondary current is zero and the SW rings to its valley. Boundary conduction mode is a variable frequency, variable peak-current switching scheme. The power switch turns on and the transformer primary current increases until an internally controlled peak current limit. After the power switch turns off, the voltage on the SW pin rises to the output voltage multiplied by the primary-to-secondary transformer turns ratio plus the input voltage. When the secondary current through the output diode falls to zero, the SW pin voltage collapses and rings around $\mathrm{V}_{\text {IN }}$. $A$ boundary mode detector senses this event and turns the power switch back on at its valley.

## LT8302/LT8302-3

## operation

Boundary conduction mode returns the secondary current to zero every cycle, so parasitic resistive voltage drops do not cause load regulation errors. Boundary conduction mode also allows the use of smaller transformers compared to continuous conduction mode and does not exhibit subharmonic oscillation.

## Discontinuous Conduction Mode Operation

As the load gets lighter, boundary conduction mode increases the switching frequency and decreases the switch peak current at the same ratio. Running at a higher switching frequency up to several MHz increases switching and gate charge losses. To avoid this scenario, the LT8302/LT8302-3 has an additional internal oscillator, which clamps the maximum switching frequency to be less than 380 kHz . Once the switching frequency hits the internal frequency clamp, the part starts to delay the switch turn-on and operates in discontinuous conduction mode.

## Low Ripple Burst Mode Operation

Unlike traditional flyback converters, the LT8302/ LT8302-3 has to turn on and off at least for a minimum amount of time and with a minimum frequency to allow accurate sampling of the output voltage. The inherent
minimum switch current limit and minimum switch-off time are necessary to guarantee the correct operation of specific applications.

As the load gets very light, the LT8302/LT8302-3 starts to fold back the switching frequency while keeping the minimum switch current limit. So the load current is able to decrease while still allowing minimum switch-off time for the sample-and-hold error amplifier. Meanwhile, the part switches between sleep mode and active mode, thereby reducing the effective quiescent current to improve light load efficiency. In this condition, the LT8302/LT8302-3 runs in Iow ripple Burst Mode operation. The typical 12 kHz minimum switching frequency determines how often the output voltage is sampled and also the minimum load requirement.

## Difference Between LT8302 and LT8302-3

The difference between LT8302 and LT8302-3 is the boundary detection method. The LT8302 is using the $\mathrm{dv} / \mathrm{dt}$ slope on $\mathrm{R}_{\text {REF }}$ pin, while the LT8302-3 is using the voltage level on $R_{\text {REF }}$ pin. For good transformers with low leakage inductance, both the LT8302 and LT8302-3 are behaving the same. The LT8302-3 is recommended for multiple-winding output applications due to its lower sensitivity to the noise on R REF pin.

## APPLICATIONS INFORMATION

## Output Voltage

The $R_{F B}$ and $R_{\text {REF }}$ resistors as depicted in the Block Diagram are external resistors used to program the output voltage. The LT8302/LT8302-3 operates similar to traditional current mode switchers, except in the use of a unique flyback pulse sense circuit and a sample-and-hold error amplifier, which sample and therefore regulate the isolated output voltage from the flyback pulse.

Operation is as follows: when the power switch M1 turns off, the SW pin voltage rises above the $\mathrm{V}_{\text {IN }}$ supply. The amplitude of the flyback pulse, i.e., the difference between the SW pin voltage and $V_{\text {IN }}$ supply, is given as:
$V_{F L B K}=\left(V_{O U T}+V_{F}+I_{S E C} \bullet E S R\right) \cdot N_{P S}$
$V_{F}=$ Output diode forward voltage
$I_{\text {SEC }}=$ Transformer secondary current
ESR = Total impedance of secondary circuit
NPS = Transformer effective primary-to-secondary turns ratio

The flyback voltage is then converted to a current, $I_{\text {RFB }}$, by the $\mathrm{R}_{\mathrm{FB}}$ resistor and the flyback pulse sense circuit ( M 2 and M 3 ). This current, $\mathrm{I}_{\mathrm{RFB}}$, also flows through the $R_{\text {REF }}$ resistor to generate a ground-referred voltage. The resulting voltage feeds to the inverting input of the sam-ple-and-hold error amplifier. Since the sample-and-hold error amplifier samples the voltage when the secondary current is zero, the ( $\left.I_{S E C} \bullet E S R\right)$ term in the $V_{\text {FLBK }}$ equation can be assumed to be zero.
The internal reference voltage, $\mathrm{V}_{\text {REF }}, 1.00 \mathrm{~V}$, feeds to the noninverting input of the sample-and-hold error amplifier. The relatively high gain in the overall loop causes the voltage at the $R_{\text {REF }}$ pin to be nearly equal to the internal reference voltage $\mathrm{V}_{\text {REF }}$. The resulting relationship between $\mathrm{V}_{\text {FLBK }}$ and $\mathrm{V}_{\text {REF }}$ can be expressed as:

$$
\begin{aligned}
& \left(\frac{V_{\text {FLBK }}}{R_{F B}}\right) \cdot R_{\text {REF }}=V_{\text {REF }} \text { or } \\
& V_{\text {FLBK }}=V_{\text {REF }} \cdot\left(\frac{R_{F B}}{R_{R E F}}\right)
\end{aligned}
$$

$V_{\text {REF }}=$ Internal reference voltage 1.00 V

Combination with the previous $V_{\text {FLBK }}$ equation yields an equation for $V_{\text {OUT }}$, in terms of the $R_{F B}$ and $R_{\text {REF }}$ resistors, transformer turns ratio, and diode forward voltage:

$$
V_{\text {OUT }}=V_{\text {REF }} \cdot\left(\frac{R_{F B}}{R_{R E F}}\right) \cdot\left(\frac{1}{N_{P S}}\right)-V_{F}
$$

## Output Temperature Compensation

The first term in the $\mathrm{V}_{\text {OUT }}$ equation does not have temperature dependence, but the output diode forward voltage, $\mathrm{V}_{\mathrm{F}}$, has a significant negative temperature coefficient $\left(-1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right.$ to $\left.-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$. Such a negative temperature coefficient produces approximately 200 mV to 300 mV voltage variation on the output voltage across temperature.

For higher voltage outputs, such as 12 V and 24 V , the output diode temperature coefficient has a negligible effect on the output voltage regulation. For lower voltage outputs, such as 3.3 V and 5 V , however, the output diode temperature coefficient does count for an extra 2\% to 5\% output voltage regulation.
The LT8302/LT8302-3 junction temperature usually tracks the output diode junction temperature to the first order. To compensate the negative temperature coefficient of the output diode, a resistor, RTC, connected between the TC and $R_{\text {REF }}$ pins generates a proportional-to-absolute-temperature (PTAT) current. The PTAT current is zero at $25^{\circ} \mathrm{C}$, flows into the R REF pin at hot temperature, and flows out of the $R_{\text {REF }}$ pin at cold temperature. With the $R_{T C}$ resistor in place, the output voltage equation is revised as follows:

$$
\begin{aligned}
& V_{\text {OUT }}=V_{\text {REF }} \cdot\left(\frac{R_{F B}}{R_{\text {REF }}}\right) \cdot\left(\frac{1}{N_{P S}}\right)-V_{F}(T O)-\left(\delta V_{T C} / \delta T\right) \cdot \\
& \quad(T-T O) \cdot\left(\frac{R_{F B}}{R_{T C}}\right) \cdot\left(\frac{1}{N_{P S}}\right)-\left(\delta V_{F} / \delta T\right) \cdot(T-T O) \\
& T O=\text { Room temperature } 25^{\circ} \mathrm{C}
\end{aligned}
$$

$\left(\delta V_{F} / \delta T\right)=\begin{gathered}\text { Output diode forward voltage } \\ \text { temperature coefficient }\end{gathered}$
$\left(\delta \mathrm{V}_{\mathrm{TC}} / \delta \mathrm{T}\right)=3.35 \mathrm{mV} /{ }^{\circ} \mathrm{C}$

## LT8302/LT8302-3

## APPLICATIONS InFORMATION

To cancel the output diode temperature coefficient, the following two equations should be satisfied:

$$
\begin{aligned}
& V_{\text {OUT }}=V_{\text {REF }} \cdot\left(\frac{R_{F B}}{R_{\text {REF }}}\right) \cdot\left(\frac{1}{N_{P S}}\right)-V_{F}(T O) \\
& \left(\delta V_{T C} / \delta T\right) \cdot\left(\frac{R_{F B}}{R_{T C}}\right) \cdot\left(\frac{1}{N_{P S}}\right)=-\left(\delta V_{F} / \delta T\right)
\end{aligned}
$$

## Selecting Actual $\mathbf{R}_{\text {REF }}, \mathbf{R}_{\text {FB }}, \mathbf{R}_{\text {TC }}$ Resistor Values

The LT8302/LT8302-3 uses a unique sampling scheme to regulate the isolated output voltage. Due to the sampling nature, the scheme contains repeatable delays and error sources, which will affect the output voltage and force a re-evaluation of the $R_{F B}$ and $R_{T C}$ resistor values. Therefore, a simple 2-step sequential process is recommended for selecting resistor values.

Rearrangement of the expression for $\mathrm{V}_{\text {OUT }}$ in the previous sections yields the starting value for $\mathrm{R}_{\mathrm{FB}}$ :

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{FB}}=\frac{\mathrm{R}_{\mathrm{REF}} \cdot \mathrm{~N}_{\mathrm{PS}} \cdot\left(\mathrm{~V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}(\mathrm{TO})\right)}{\mathrm{V}_{\mathrm{REF}}} \\
& \mathrm{~V}_{\text {OUT }}=\text { Output voltage } \\
& \mathrm{V}_{\mathrm{F}}(\mathrm{TO})=\text { Output diode forward voltage at } 25^{\circ} \mathrm{C}=\sim 0.3 \mathrm{~V} \\
& \mathrm{~N}_{\mathrm{PS}}=\text { Transformer effective primary-to-secondary } \\
& \text { turns ratio }
\end{aligned}
$$

The equation shows that the $\mathrm{R}_{\mathrm{FB}}$ resistor value is independent of the $R_{T C}$ resistor value. Any $R_{T C}$ resistor connected between the TC and $R_{\text {REF }}$ pins has no effect on the output voltage setting at $25^{\circ} \mathrm{C}$ because the TC pin voltage is equal to the $R_{\text {REF }}$ regulation voltage at $25^{\circ} \mathrm{C}$.
The $\mathrm{R}_{\text {REF }}$ resistor value should be approximately 10 k because the LT8302/LT8302-3 is trimmed and specified using this value. If the $R_{\text {REF }}$ resistor value varies considerably from 10k, additional errors will result. However, a variation in $R_{\text {REF }}$ up to $10 \%$ is acceptable. This yields a bit of freedom in selecting standard $1 \%$ resistor values to yield nominal $R_{F B} / R_{\text {REF }}$ ratios.

First, build and power up the application with the starting $R_{\text {REF }}, R_{\text {FB }}$ values (no $R_{T C}$ resistor yet) and other components connected, and measure the regulated output voltage, $\mathrm{V}_{\text {OUT(MEAS) }}$. The new $\mathrm{R}_{\text {FB }}$ value can be adjusted to:

$$
R_{\text {FB(NEW })}=\frac{V_{\text {OUT }}}{V_{\text {OUT(MEAS }}} \cdot R_{\text {FB }}
$$

Second, with a new $R_{\text {FB }}$ resistor value selected, the output diode temperature coefficient in the application can be tested to determine the $\mathrm{R}_{\mathrm{TC}}$ value. Still without the $\mathrm{R}_{\mathrm{TC}}$ resistor, the $\mathrm{V}_{\text {Out }}$ should be measured over temperature at a desired target output load. It is very important for this evaluation that uniform temperature be applied to both the output diode and the LT8302/LT8302-3. If freeze spray or a heat gun is used, there can be a significant mismatch in temperature between the two devices that causes significant error. Attempting to extrapolate the data from a diode data sheet is another option if there is no method to apply uniform heating or cooling such as an oven. With at least two data points spreading across the operating temperature range, the output diode temperature coefficient can be determined by:

$$
-\left(\delta V_{F} / \delta T\right)=\frac{V_{\text {OUT }}(T 1)-V_{\text {OUT }}(T 2)}{T 1-T 2}
$$

Using the measured output diode temperature coefficient, an exact $\mathrm{R}_{\mathrm{T} C}$ value can be selected with the following equation:

$$
\mathrm{R}_{\mathrm{TC}}=\frac{\left(\delta \mathrm{V}_{\mathrm{TC}} / \delta \mathrm{T}\right)}{-\left(\delta \mathrm{V}_{\mathrm{F}} / \delta \mathrm{T}\right)} \cdot\left(\frac{\mathrm{R}_{\mathrm{FB}}}{\mathrm{~N}_{P S}}\right)
$$

Once the $R_{R E F}, R_{F B}$, and $R_{T C}$ values are selected, the regulation accuracy from board to board for a given application will be very consistent, typically under $\pm 5 \%$ when including device variation of all the components in the system (assuming resistor tolerances and transformer windings matching within $\pm 1 \%$ ). However, if the transformer or the output diode is changed, or the layout is dramatically altered, there may be some change in $\mathrm{V}_{\text {Out }}$.

## APPLICATIONS INFORMATION

## Output Power

A flyback converter has a complicated relationship between the input and output currents compared to a buck or a boost converter. A boost converter has a relatively constant maximum input current regardless of input voltage and a buck converter has a relatively constant maximum output current regardless of input voltage. This is due to the continuous non-switching behavior of the two currents. A flyback converter has both discontinuous input and output currents which make it similar to a nonisolated buckboost converter. The duty cycle will affect the input and output currents, making it hard to predict output power. In addition, the winding ratio can be changed to multiply the output current at the expense of a higher switch voltage.
The graphs in Figure 1 to Figure 4 show the typical maximum output power possible for the output voltages 3.3V,


Figure 1. Output Power for 3.3V Output


Figure 2. Output Power for 5V Output
$5 \mathrm{~V}, 12 \mathrm{~V}$, and 24 V . The maximum output power curve is the calculated output power if the switch voltage is 50 V during the switch-off time. 15V of margin is left for leakage inductance voltage spike. To achieve this power level at a given input, a winding ratio value must be calculated to stress the switch to 50 V , resulting in some odd ratio values. The curves below the maximum output power curve are examples of common winding ratio values and the amount of output power at given input voltages.
One design example would be a 5 V output converter with a minimum input voltage of 8 V and a maximum input voltage of 32 V . A three-to-one winding ratio fits this design example perfectly and outputs equal to 15.3 W at 32 V but lowers to 7.7 W at 8 V .


Figure 3. Output Power for 12V Output


Figure 4. Output Power for 24V Output

## LT8302/LT8302-3

## APPLICATIONS InFORMATION

The equations below calculate output power:

$$
\begin{aligned}
& P_{\text {OUT }}=\eta \cdot V_{I N} \bullet D \cdot I_{\text {SW(MAX }} \bullet 0.5 \\
& \eta=\text { Efficiency }=\sim 85 \% \\
& D=\text { Duty Cycle }=\frac{\left(V_{O U T}+V_{F}\right) \bullet N_{P S}}{\left(V_{\text {OUT }}+V_{F}\right) \bullet N_{P S}+V_{I N}} \\
& I_{\text {SW(MAX })}=\text { Maximum switch current limit }=3.6 \mathrm{~A}(\mathrm{MIN})
\end{aligned}
$$

## Primary Inductance Requirement

The LT8302/LT8302-3 obtains output voltage information from the reflected output voltage on the SW pin. The conduction of secondary current reflects the output voltage on the primary SW pin. The sample-and-hold error amplifier needs a minimum 350ns to settle and sample the reflected output voltage. In order to ensure proper sampling, the secondary winding needs to conduct current for a minimum of 350 ns . The following equation gives the minimum value for primary-side magnetizing inductance:

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{PRI}} \geq \frac{\mathrm{t}_{\text {OFF(MIN })} \cdot \mathrm{N}_{\mathrm{PS}} \bullet\left(\mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}\right)}{\mathrm{I}_{\mathrm{SW}(\mathrm{MIN})}} \\
& \mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}=\text { Minimum switch-off time }=350 \mathrm{~ns}(\mathrm{TYP}) \\
& \mathrm{I}_{\mathrm{SW}(\mathrm{MIN})}=\text { Minimum switch current limit }=0.87 \mathrm{~A}(\mathrm{TYP})
\end{aligned}
$$

In addition to the primary inductance requirement for the minimum switch-off time, the LT8302/LT8302-3 has minimum switch-on time that prevents the chip from turning on
the power switch shorter than approximately 160ns. This minimum switch-on time is mainly for leading-edge blanking the initial switch turn-on current spike. If the inductor current exceeds the desired current limit during that time, oscillation may occur at the output as the current control loop will lose its ability to regulate. Therefore, the following equation relating to maximum input voltage must also be followed in selecting primary-side magnetizing inductance:

$$
\mathrm{L}_{\mathrm{PRI}} \geq \frac{\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \cdot \mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}}{\mathrm{I}_{\mathrm{SW}(\mathrm{MIN})}}
$$

$\mathrm{t}_{\mathrm{ON}(\text { MIN })}=$ Minimum switch-on time $=160 \mathrm{~ns}$ (TYP)
In general, choose a transformer with its primary magnetizing inductance about 40\% to 60\% larger than the minimum values calculated above. A transformer with much larger inductance will have a bigger physical size and may cause instability at light load.

## Selecting a Transformer

Transformer specification and design is perhaps the most critical part of successfully applying the LT8302/LT83023. In addition to the usual list of guidelines dealing with high frequency isolated power supply transformer design, the following information should be carefully considered.

Analog Devices has worked with several leading magnetic component manufacturers to produce pre-designed flyback transformers for use with the LT8302/LT8302-3. Table 1 shows the details of these transformers.

Table 1. Predesigned Transformers-Typical Specifications

| TRANSFORMER PART NUMBER | $\begin{gathered} \text { DIMENSIONS } \\ (\mathrm{W} \times \mathrm{L} \times \mathrm{H})(\mathrm{mm}) \end{gathered}$ | $\begin{aligned} & \text { LPRI }^{\text {( }} \text { ( } \end{aligned}$ | $\begin{aligned} & \text { LLKG }^{2} \\ & (\mu \mathrm{H}) \\ & \hline \end{aligned}$ | $\mathrm{N}_{\mathrm{p}}: \mathrm{N}_{\mathrm{S}}$ | $\begin{gathered} \mathbf{R}_{\text {PRI }} \\ (\mathrm{m} \Omega) \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{SEC}} \\ & (\mathrm{~m} \Omega) \\ & \hline \end{aligned}$ | VENDOR | TARGET APPLICATION |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\mathrm{V}_{\text {IN }}(\mathrm{V})$ | $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | $\mathrm{I}_{\text {OUT }}(\mathrm{A})$ |
| 750311625 | $17.75 \times 13.46 \times 12.70$ | 9 | 0.35 | 4:1 | 43 | 6 | Wurth Elektronik | 8 to 32 | 3.3 | 2.1 |
| 750311564 | $17.75 \times 13.46 \times 12.70$ | 9 | 0.12 | 3:1 | 36 | 7 | Wurth Elektronik | 8 to 32 | 5 | 1.5 |
| 750313441 | $15.24 \times 13.34 \times 11.43$ | 9 | 0.6 | 2:1 | 75 | 18 | Wurth Elektronik | 8 to 32 | 5 | 1.3 |
| 750311624 | $17.75 \times 13.46 \times 12.70$ | 9 | 0.18 | 3:2 | 34 | 21 | Wurth Elektronik | 8 to 32 | 8 | 0.9 |
| 12387-T079 | $15.5 \times 12.5 \times 11.5$ | 9 | 0.5 | 1:1:1 | 55 | 90 | Sumida | 8 to 36 | $\pm 12$ | 0.3 |
| 750313445 | $15.24 \times 13.34 \times 11.43$ | 9 | 0.25 | 1:2 | 85 | 190 | Wurth Elektronik | 8 to 36 | 24 | 0.3 |
| 750313457 | $15.24 \times 13.34 \times 11.43$ | 9 | 0.25 | 1:4 | 85 | 770 | Wurth Elektronik | 8 to 36 | 48 | 0.15 |
| 750313460 | $15.24 \times 13.34 \times 11.43$ | 12 | 0.7 | 4:1 | 85 | 11 | Wurth Elektronik | 4 to 18 | 5 | 0.9 |
| 750311342 | $15.24 \times 13.34 \times 11.43$ | 15 | 0.44 | 2:1 | 85 | 22 | Wurth Elektronik | 4 to 18 | 12 | 0.4 |
| 750313439 | $15.24 \times 13.34 \times 11.43$ | 12 | 0.6 | 2:1 | 115 | 28 | Wurth Elektronik | 18 to 42 | 3.3 | 2.1 |
| 750313442 | $15.24 \times 13.34 \times 11.43$ | 12 | 0.75 | 3:2 | 150 | 53 | Wurth Elektronik | 18 to 42 | 5 | 1.6 |

## APPLICATIONS INFORMATION

## Turns Ratio

Note that when choosing an $\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\text {REF }}$ resistor ratio to set output voltage, the user has relative freedom in selecting a transformer turns ratio to suit a given application. In contrast, the use of simple ratios of small integers, e.g., $3: 1,2: 1,1: 1$, etc., provides more freedom in settling total turns and mutual inductance.

Typically, choose the transformer turns ratio to maximize available output power. For low output voltages (3.3V or 5 V ), a $\mathrm{N}: 1$ turns ratio can be used with multiple primary windings relative to the secondary to maximize the transformer's current gain (and output power). However, remember that the SW pin sees a voltage that is equal to the maximum input supply voltage plus the output voltage multiplied by the turns ratio. In addition, leakage inductance will cause a voltage spike (VLEAKAGE) on top of this reflected voltage. This total quantity needs to remain below the 65 V absolute maximum rating of the SW pin to prevent breakdown of the internal power switch. Together these conditions place an upper limit on the turns ratio, Nps, for a given application. Choose a turns ratio low enough to ensure

$$
N_{\text {PS }}<\frac{65 \mathrm{~V}-\mathrm{V}_{\text {IN(MAX) }}-V_{\text {LEAKAGE }}}{V_{\text {OUT }}+V_{F}}
$$

For larger $\mathrm{N}: 1$ values, choose a transformer with a larger physical size to deliver additional current. In addition, choose a large enough inductance value to ensure that the switch-off time is long enough to accurately sample the output voltage.
For lower output power levels, choose a 1:1 or 1:N transformer for the absolute smallest transformer size. A 1:N transformer will minimize the magnetizing inductance (and minimize size), but will also limit the available output power. A higher 1:N turns ratio makes it possible to have very high output voltages without exceeding the breakdown voltage of the internal power switch.

The turns ratio is an important element in the isolated feedback scheme, and directly affects the output voltage accuracy. Make sure the transformer manufacturer specifies turns ratio accuracy within $\pm 1 \%$.

## Saturation Current

The current in the transformer windings should not exceed its rated saturation current. Energy injected once the core is saturated will not be transferred to the secondary and will instead be dissipated in the core. When designing custom transformers to be used with the LT8302/LT83023 , the saturation current should always be specified by the transformer manufacturers.

## Winding Resistance

Resistance in either the primary or secondary windings will reduce overall power efficiency. Good output voltage regulation will be maintained independent of winding resistance due to the boundary/discontinuous conduction mode operation of the LT8302/LT8302-3.

## Leakage Inductance and Snubbers

Transformer leakage inductance on either the primary or secondary causes a voltage spike to appear on the primary after the power switch turns off. This spike is increasingly prominent at higher load currents where more stored energy must be dissipated. It is very important to minimize transformer leakage inductance.

When designing an application, adequate margin should be kept for the worst-case leakage voltage spikes even under overload conditions. In most cases shown in Figure 5, the reflected output voltage on the primary plus $\mathrm{V}_{\text {IN }}$ should be kept below 50V. This leaves at least 15 V margin for the leakage spike across line and load conditions. A larger voltage margin will be required for poorly wound transformers or for excessive leakage inductance.

## LT8302/LT8302-3

## APPLICATIONS INFORMATION



Figure 5. Maximum Voltages for SW Pin Flyback Waveform
In addition to the voltage spikes, the leakage inductance also causes the SW pin ringing for a while after the power switch turns off. To prevent the voltage ringing falsely trigger boundary mode detector, the LT8302/LT8302-3 internally blanks the boundary mode detector for approximately 250ns. Any remaining voltage ringing after 250ns may turn the power switch back on again before the secondary current falls to zero. In this case, the LT8302/LT8302-3 enters continuous conduction mode. So the leakage inductance spike ringing should be limited to less than 250 ns .
To clamp and damp the leakage voltage spikes, a ( $\mathrm{RC}+\mathrm{DZ}$ ) snubber circuit in Figure 6 is recommended. The RC (resistor-capacitor) snubber quickly damps the voltage spike ringing and provides great load regulation and EMI performance. And the DZ (diode-Zener) ensures well defined and consistent clamping voltage to protect SW pin from exceeding its 65 V absolute maximum rating.


Figure 6. (RC + DZ) Snubber Circuit

The recommended approach for designing an RC snubber is to measure the period of the ringing on the SW pin when the power switch turns off without the snubber and
then add capacitance until the period of the ringing is 1.5 to 2 times longer. The change in period determines the value of the parasitic capacitance, from which the parasitic inductance can be also determined from the initial period. Once the value of the SW node capacitance and inductance is known, a series resistor can be added to the snubber capacitance to dissipate power and critically damp the ringing. The equation for deriving the optimal series resistance using the observed periods ( tPERIOD and $t_{\text {PERIOD(SNUBBED) }}$ ) and snubber capacitance ( $\mathrm{C}_{\text {SNUBBER }}$ ) is:

$$
\begin{aligned}
& C_{\text {PAR }}=\frac{C_{\text {SNUBBER }}}{\left(\frac{t_{\text {PERIOD(SNUBBED }}}{t_{\text {PERIOD }}}\right)^{2}-1} \\
& L_{\text {PAR }}=\frac{t_{\text {PERIOD }}}{C_{\text {PAR }} \cdot 4 \pi^{2}} \\
& R_{\text {SNUBBER }}=\sqrt{\frac{L_{\text {PAR }}}{C_{\text {PAR }}}}
\end{aligned}
$$

Note that energy absorbed by the RC snubber will be converted to heat and will not be delivered to the load. In high voltage or high current applications, the snubber needs to be sized for thermal dissipation. A 470pF capacitor in series with a $39 \Omega$ resistor is a good starting point.

For the DZ snubber, proper care should be taken when choosing both the diode and the Zener diode. Schottky diodes are typically the best choice, but some PN diodes can be used if they turn on fast enough to limit the leakage inductance spike. Choose a diode that has a reverse-voltage rating higher than the maximum SW pin voltage. The Zener diode breakdown voltage should be chosen to balance power loss and switch voltage protection. The best compromise is to choose the largest voltage breakdown with 5 V margin. Use the following equation to make the proper choice:

$$
\mathrm{V}_{\text {ZENNER(MAX) }} \leq 60 \mathrm{~V}-\mathrm{V}_{\text {IN(MAX }}
$$

For an application with a maximum input voltage of 32V, choose a 24 V Zener diode, the $\mathrm{V}_{\text {ZENER(MAX) }}$ of which is around 26 V and below the 28 V maximum. The power loss in the $D Z$ snubber determines the power rating of the Zener diode. A 1.5W Zener diode is typically recommended.

## APPLICATIONS INFORMATION

## Undervoltage Lockout (UVLO)

A resistive divider from $\mathrm{V}_{\mathrm{IN}}$ to the EN/UVLO pin implements undervoltage lockout (UVLO). The EN/UVLO enable falling threshold is set at 1.214 V with 14 mV hysteresis. In addition, the EN/UVLO pin sinks $2.5 \mu \mathrm{~A}$ when the voltage on the pin is below 1.214 V . This current provides user programmable hysteresis based on the value of R1. The programmable UVLO thresholds are:

$$
\begin{aligned}
& V_{\operatorname{IN}\left(\mathrm{UVLO}^{+}\right)}=\frac{1.228 \mathrm{~V} \cdot(\mathrm{R} 1+\mathrm{R} 2)}{\mathrm{R} 2}+2.5 \mu \mathrm{~A} \cdot \mathrm{R} 1 \\
& \left.\mathrm{~V}_{\mathrm{IN}(\mathrm{UVLO}}{ }^{-}\right) \\
& =\frac{1.214 \mathrm{~V} \cdot(\mathrm{R} 1+\mathrm{R} 2)}{\mathrm{R} 2}
\end{aligned}
$$

Figure 7 shows the implementation of external shutdown control while still using the UVLO function. The NMOS grounds the EN/UVLO pin when turned on, and puts the


Figure 7. Undervoltage Lockout (UVLO)

LT8302/LT8302-3 in shutdown with quiescent current less than $2 \mu \mathrm{~A}$.

## Minimum Load Requirement

The LT8302/LT8302-3 samples the isolated output voltage from the primary-side flyback pulse waveform. The flyback pulse occurs once the primary switch turns off and the secondary winding conducts current. In order to sample the output voltage, the LT8302/LT8302-3 has to turn on and off for a minimum amount of time and with a minimum frequency. The LT8302/LT8302-3 delivers a
minimum amount of energy even during light load conditions to ensure accurate output voltage information. The minimum energy delivery creates a minimum load requirement, which can be approximately estimated as:
$\mathrm{L}_{\mathrm{LOAD}(\mathrm{MIN})}=\frac{\mathrm{L}_{\text {PRI }} \bullet \mathrm{I}_{\text {SW(MIN })}}{2 \bullet \mathrm{f}_{\text {MIN }}}$

$$
L_{P R I}=\text { Transformer primary inductance }
$$

$I_{\text {SW(MIN) }}=$ Minimum switch current limit $=1.04 \mathrm{~A}$ (MAX)
$\mathrm{f}_{\text {MIIN }}=$ Minimum switching frequency $=12.7 \mathrm{kHz}$ (MAX)
The LT8302/LT8302-3 typically needs less than $0.5 \%$ of its full output power as minimum load. Alternatively, a Zener diode with its breakdown of $10 \%$ higher than the output voltage can serve as a minimum load if pre-loading is not acceptable. For a 5 V output, use a 5.6 V Zener with cathode connected to the output.

## Output Short Protection

When the output is heavily overloaded or shorted to ground, the reflected SW pin waveform rings longer than the internal blanking time. After the 350 ns minimum switch-off time, the excessive ringing falsely triggers the boundary mode detector and turns the power switch back on again before the secondary current falls to zero. Under this condition, the LT8302/LT8302-3 runs into continuous conduction mode at 380 kHz maximum switching frequency. If the sampled $R_{\text {REF }}$ voltage is still less than 0.6 V after 11ms (typ) soft-start timer, the LT8302/LT8302-3 initiates a new soft-start cycle. If the sampled R REF voltage is larger than 0.6 V after 11 ms , the switch current may run away and exceed the 4.5A maximum current limit. Once the switch current hits 7.2A over current limit, the LT8302/LT8302-3 also initiates a new soft-start cycle. Under either condition, the new soft-start cycle throttles back both the switch current limit and switch frequency. The output short-circuit protection prevents the switch current from running away and limits the average output diode current.

## LT8302/LT8302-3

## APPLICATIONS INFORMATION

## Design Example

Use the following design example as a guide to designing applications for the LT8302/LT8302-3. The design example involves designing a 5 V output with a 1.5 A load current and an input range from 8 V to 32 V .

$$
\begin{aligned}
& V_{\text {IN(MINI) }}=8 \mathrm{~V}, \mathrm{~V}_{\text {IN(NOM })}=12 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX })}=32 \mathrm{~V}, \\
& V_{\text {OUT }}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1.5 \mathrm{~A}
\end{aligned}
$$

Step 1: Select the transformer turns ratio.

$$
N_{\text {PS }}<\frac{65 \mathrm{~V}-\mathrm{V}_{\text {IN(MAX) }}-V_{\text {LEAKAGE }}}{V_{\text {OUT }}+V_{F}}
$$

$V_{\text {LEAKAGE }}=$ Margin for transformer leakage spike $=15 \mathrm{~V}$
$V_{F}=$ Output diode forward voltage $=\sim 0.3 \mathrm{~V}$
Example:

$$
\mathrm{N}_{\mathrm{PS}}<\frac{65 \mathrm{~V}-32 \mathrm{~V}-15 \mathrm{~V}}{5 \mathrm{~V}+0.3 \mathrm{~V}}=3.4
$$

The choice of transformer turns ratio is critical in determining output current capability of the converter. Table 2 shows the switch voltage stress and output current capability at different transformer turns ratio.

Table 2. Switch Voltage Stress and Output Current Capability vs Turns Ratio

| NPS | $\mathbf{V}_{\text {SW(MAX) }}$ at <br> $\mathbf{V}_{\text {IN(MAX) }}(\mathbf{V})$ | $\mathbf{I}_{\text {OUT(MAX) }}$ at <br> $\mathbf{V}_{\text {IN(MIN) }}(A)$ | DUTY CYCLE (\%) |
| :---: | :---: | :---: | :---: |
| $1: 1$ | 37.3 | 0.92 | $14-40$ |
| $2: 1$ | 42.6 | 1.31 | $25-57$ |
| $3: 1$ | 47.9 | 1.53 | $33-67$ |

Clearly, only NPS $=3$ can meet the 1.5 A output current requirement, so $\mathrm{N}_{\text {PS }}=3$ is chosen as the turns ratio in this example.

## Step 2: Determine the primary inductance.

Primary inductance for the transformer must be set above a minimum value to satisfy the minimum switch-off and switch-on time requirements:

$$
\begin{aligned}
& \mathrm{L}_{\text {PRI }} \geq \frac{\mathrm{t}_{\text {OFF(MIN })} \cdot \mathrm{N}_{\text {PS }} \cdot\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{F}\right)}{\mathrm{I}_{\text {SW(MIN })}} \\
& \mathrm{L}_{\text {PRI }} \geq \frac{\mathrm{t}_{\text {ON(MIIN })} \cdot \mathrm{V}_{\text {IN(MAX }}}{\mathrm{I}_{\text {SW(MIN }}} \\
& \mathrm{t}_{\text {OFF(MIIN })}=350 \mathrm{~ns} \\
& \mathrm{t}_{\text {ON(MIN })}=160 \mathrm{~ns} \\
& \mathrm{I}_{\text {SW(MIN })}=0.87 \mathrm{~A}
\end{aligned}
$$

Example:

$$
\begin{aligned}
& \mathrm{L}_{\text {PRI }} \geq \frac{350 \mathrm{~ns} \cdot 3 \cdot(5 \mathrm{~V}+0.3 \mathrm{~V})}{0.87 \mathrm{~A}}=6.4 \mu \mathrm{H} \\
& \mathrm{~L}_{\text {PRI }} \geq \frac{160 \mathrm{~ns} \cdot 32 \mathrm{~V}}{0.87 \mathrm{~A}}=5.9 \mu \mathrm{H}
\end{aligned}
$$

Most transformers specify primary inductance with a tolerance of $\pm 20 \%$. With other component tolerance considered, choose a transformer with its primary inductance $40 \%$ to $60 \%$ larger than the minimum values calculated above. LPRI $=9 \mu \mathrm{H}$ is then chosen in this example.
Once the primary inductance has been determined, the maximum load switching frequency can be calculated as:

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{SW}}=\frac{1}{\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}}}=\frac{1}{\frac{\left.\mathrm{~L}_{\mathrm{PRI}} \bullet\right|_{\mathrm{SW}}}{\mathrm{~V}_{\text {IN }}}+\frac{\mathrm{L}_{\mathrm{PRI}} \bullet I_{\mathrm{SW}}}{\mathrm{~N}_{\mathrm{PS}} \bullet\left(\mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}\right)}} \\
& \mathrm{I}_{\mathrm{SW}}=\frac{\mathrm{V}_{\text {OUT }} \bullet I_{\text {OUT }} \bullet 2}{\eta \bullet \mathrm{~V}_{\text {IN }} \bullet \mathrm{D}}
\end{aligned}
$$

## APPLICATIONS INFORMATION

Example:

$$
\begin{aligned}
& \mathrm{D}=\frac{(5 \mathrm{~V}+0.3 \mathrm{~V}) \cdot 3}{(5 \mathrm{~V}+0.3 \mathrm{~V}) \cdot 3+12 \mathrm{~V}}=0.57 \\
& \mathrm{I}_{\mathrm{SW}}=\frac{5 \mathrm{~V} \cdot 1.5 \mathrm{~A} \cdot 2}{0.8 \cdot 12 \mathrm{~V} \cdot 0.57} \\
& \mathrm{f}_{\mathrm{SW}}=277 \mathrm{kHz}
\end{aligned}
$$

The transformer also needs to be rated for the correct saturation current level across line and load conditions. A saturation current rating larger than 7A is necessary to work with the LT8302/LT8302-3. The 750311564 from Wurth is chosen as the flyback transformer.

## Step 3: Choose the output diode.

Two main criteria for choosing the output diode include forward current rating and reverse-voltage rating. The maximum load requirement is a good first-order guess at the average current requirement for the output diode. Under output short-circuit condition, the output diode needs to conduct much higher current. Therefore, a conservative metric is $60 \%$ of the maximum switch current limit multiplied by the turns ratio:

$$
I_{\text {DIODE(MAX) }}=0.6 \bullet I_{S W(M A X)} \bullet \mathrm{N}_{\text {PS }}
$$

Example:

$$
I_{\text {DIODE }(M A X)}=8.1 \mathrm{~A}
$$

Next calculate reverse voltage requirement using maximum $\mathrm{V}_{\mathrm{IN}}$ :

$$
V_{\text {REVERSE }}=V_{\text {OUT }}+\frac{V_{\text {IN(MAX) }}}{N_{\text {PS }}}
$$

## Example:

$$
V_{\text {REVERSE }}=5 \mathrm{~V}+\frac{32 \mathrm{~V}}{3}=15.7 \mathrm{~V}
$$

The PDS835L (8A, 35V diode) from Diodes Inc. is chosen.

## Step 4: Choose the output capacitor.

The output capacitor should be chosen to minimize the output voltage ripple while considering the increase in size
and cost of a larger capacitor. Use the following equation to calculate the output capacitance:

$$
\mathrm{C}_{\text {OUT }}=\frac{\mathrm{L}_{\text {PRI }} \cdot{ }^{\bullet} \mathrm{IW}^{2}}{2 \cdot V_{\text {OUT }} \cdot \Delta V_{\text {OUT }}}
$$

## Example:

Design for output voltage ripple less than $\pm 1 \%$ of $\mathrm{V}_{\text {OUT }}$, i.e., 100 mV .

$$
\mathrm{C}_{\text {OUT }}=\frac{9 \mu \mathrm{H} \cdot(4.5 \mathrm{~A})^{2}}{2 \cdot 5 \mathrm{~V} \cdot 0.1 \mathrm{~V}}=182 \mu \mathrm{~F}
$$

Remember ceramic capacitors lose capacitance with applied voltage. The capacitance can drop to $40 \%$ of quoted capacitance at the maximum voltage rating. So a $220 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ rating X 5 R or X 7 R ceramic capacitor is chosen.

## Step 5: Design snubber circuit.

The snubber circuit protects the power switch from leakage inductance voltage spike. A (RC + DZ) snubber is recommended for this application. A 470pF capacitor in series with a $39 \Omega$ resistor is chosen as the RC snubber.
The maximum Zener breakdown voltage is set according to the maximum $V_{\text {IN }}$ :

$$
V_{\text {ZENNER(MAX) }} \leq 60 \mathrm{~V}-\mathrm{V}_{\text {IN(MAX) }}
$$

Example:

$$
V_{\text {ZENNER(MAX) }} \leq 60 \mathrm{~V}-32 \mathrm{~V}=28 \mathrm{~V}
$$

A 24 V Zener with a maximum of 26 V will provide optimal protection and minimize power loss. So a $24 \mathrm{~V}, 1.5 \mathrm{~W}$ Zener from Central Semiconductor (CMZ5934B) is chosen.
Choose a diode that is fast and has sufficient reverse voltage breakdown:

$$
\begin{aligned}
& V_{\text {REVERSE }}>V_{\text {SW(MAX) }} \\
& V_{\text {SW(MAX) }}=V_{\text {IN(MAX) }}+V_{\text {ZENNER(MAX) }} \\
& \text { Example: } \\
& V_{\text {REVERSE }}>60 \mathrm{~V}
\end{aligned}
$$

A 100V, 1A diode from Diodes Inc. (DFLS1100) is chosen.

## LT8302/LT8302-3

## APPLICATIONS INFORMATION

Step 6: Select the $R_{\text {REF }}$ and $R_{F B}$ resistors.
Use the following equation to calculate the starting values for $R_{\text {REF }}$ and $R_{F B}$ :

$$
\mathrm{R}_{\mathrm{FB}}=\frac{\mathrm{R}_{\mathrm{REF}} \cdot \mathrm{~N}_{\mathrm{PS}} \cdot\left(\mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}(\mathrm{TO})\right)}{\mathrm{V}_{\mathrm{REF}}}
$$

$$
\mathrm{R}_{\text {REF }}=10 \mathrm{k}
$$

Example:

$$
\mathrm{R}_{\mathrm{FB}}=\frac{10 \mathrm{k} \cdot 3 \cdot(5 \mathrm{~V}+0.3 \mathrm{~V})}{1.00 \mathrm{~V}}=159 \mathrm{k}
$$

For $1 \%$ standard values, a 158 k resistor is chosen.

## Step 7: Adjust $\mathbf{R}_{F B}$ resistor based on output voltage.

Build and power up the application with application components and measure the regulated output voltage. Adjust $\mathrm{R}_{\mathrm{FB}}$ resistor based on the measured output voltage:

$$
R_{\text {FB(NEW) }}=\frac{V_{\text {OUT }}}{V_{\text {OUT(MEASURED) }}} \cdot R_{\text {FB }}
$$

## Example:

$$
\mathrm{R}_{\mathrm{FB}}=\frac{5 \mathrm{~V}}{5.14 \mathrm{~V}} \cdot 158 \mathrm{k}=154 \mathrm{k}
$$

Step 8: Select $\mathrm{R}_{\text {TC }}$ resistor based on output voltage temperature variation.

Measure output voltage in a controlled temperature environment like an oven to determine the output temperature coefficient. Measure output voltage at a consistent load current and input voltage, across the operating temperature range.
Calculate the temperature coefficient of $\mathrm{V}_{\mathrm{F}}$ :

$$
\begin{aligned}
& -\left(\delta V_{\mathrm{F}} / \delta \mathrm{T}\right)=\frac{\mathrm{V}_{\text {OUT }}(\mathrm{T} 1)-\mathrm{V}_{\text {OUT }}(\mathrm{T} 2)}{\mathrm{T} 1-\mathrm{T} 2} \\
& \mathrm{R}_{\mathrm{TC}}=\frac{3.35 \mathrm{mV} /{ }^{\circ} \mathrm{C}}{-\left(\delta \mathrm{V}_{\mathrm{F}} / \delta \mathrm{T}\right)} \cdot\left(\frac{\mathrm{R}_{\mathrm{FB}}}{\mathrm{~N}_{\mathrm{PS}}}\right)
\end{aligned}
$$

Example:

$$
\begin{aligned}
& -\left(\delta V_{\mathrm{F}} / \delta \mathrm{T}\right)=\frac{5.189 \mathrm{~V}-5.041 \mathrm{~V}}{100^{\circ} \mathrm{C}-\left(0^{\circ} \mathrm{C}\right)}=1.48 \mathrm{mV} /{ }^{\circ} \mathrm{C} \\
& \mathrm{R}_{\mathrm{TC}}=\frac{3.35 \mathrm{mV} /{ }^{\circ} \mathrm{C}}{1.48 \mathrm{mV} /{ }^{\circ} \mathrm{C}} \cdot\left(\frac{154}{3}\right)=115 \mathrm{k}
\end{aligned}
$$

## Step 9: Select the EN/UVLO resistors.

Determine the amount of hysteresis required and calculate R1 resistor value:

$$
V_{I N(H Y S)}=2.5 \mu \mathrm{~A} \cdot \mathrm{R} 1
$$

Example:
Choose 2V of hysteresis, R1 $=806 \mathrm{k}$
Determine the UVLO thresholds and calculate R2 resistor value:

$$
\mathrm{V}_{\mathrm{N}(\mathrm{UVLO}+)}=\frac{1.228 \mathrm{~V} \cdot(\mathrm{R} 1+\mathrm{R} 2)}{\mathrm{R} 2}+2.5 \mu \mathrm{~A} \cdot \mathrm{R} 1
$$

## Example:

Set $\mathrm{V}_{\text {IN }}$ UVLO rising threshold to 7.5 V :

$$
\begin{aligned}
& \mathrm{R} 2=232 \mathrm{k} \\
& \mathrm{~V}_{\operatorname{IN}\left(\mathrm{UVL0}^{+}\right)}=7.5 \mathrm{~V} \\
& \left.\mathrm{~V}_{\operatorname{IN}(\mathrm{UNLO}}{ }^{-}\right)=5.5 \mathrm{~V}
\end{aligned}
$$

## Step 10: Ensure minimum Ioad.

The theoretical minimum load can be approximately estimated as:

$$
\mathrm{I}_{\mathrm{LOAD}(\mathrm{MIN})}=\frac{9 \mu \mathrm{H} \cdot(1.04 \mathrm{~A})^{2} \cdot 12.7 \mathrm{kHz}}{2 \cdot 5 \mathrm{~V}}=12.4 \mathrm{~mA}
$$

Remember to check the minimum load requirement in real application. The minimum load occurs at the point where the output voltage begins to climb up as the converter delivers more energy than what is consumed at the output. The real minimum load for this application is about 10 mA . In this example, a $500 \Omega$ resistor is selected as the minimum load.

## TYPICAL APPLICATIONS

## 8 V to $32 \mathrm{~V}_{\text {IN }} / 12 \mathrm{~V}_{\text {OUT }}$ Isolated Flyback Converter



8 V to $32 \mathrm{~V}_{\mathrm{IN}^{\prime}} / 3.3 \mathrm{~V}_{\text {OUT }}$ Isolated Flyback Converter


Output Temperature Variation


$$
8302 \text { TA03D }
$$

## LT8302/LT8302-3

## TYPICAL APPLICATIONS

8 V to $36 \mathrm{~V}_{\text {IN }} / \pm 12 \mathrm{~V}_{\text {OUT }}$ Isolated Flyback Converter


8 V to $36 \mathrm{~V}_{\text {IN }} / 24 \mathrm{~V}_{\text {OUT }}$ Isolated Flyback Converter


8 V to $36 \mathrm{~V}_{\text {IN }} / 48 \mathrm{~V}_{\text {OUT }}$ Isolated Flyback Converter


## LT8302/LT8302-3

## TYPICAL APPLICATIONS

8 V to $32 \mathrm{~V}_{\mathrm{IN}} / 5 \mathrm{~V}_{\text {OUT }}$ Isolated Flyback Converter with LT8309

$-4 V$ to $-42 V_{\text {IN }} / 12 V_{\text {OUT }}$ Buck-Boost Converter


Efficiency vs Load Current


Efficiency vs Load Current


8302 TA09b

## LT8302/LT8302-3

PACKAGE DESCRIPTION

## S8E Package

8-Lead Plastic SOIC (Narrow . 150 Inch) Exposed Pad
(Reference LTC DWG \# 05-08-1857 Rev C)


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :---: | :---: |
| A | 11/14 | Modified $\mathrm{I}_{\mathrm{Q}}$ and $\mathrm{I}_{\mathrm{HYS}}$ conditions. Modified $L_{\text {PRI }}$ equation. <br> Modified schematic. <br> Updated Related Parts. | $\begin{gathered} \hline 3 \\ 14 \\ 23 \\ 26 \end{gathered}$ |
| B | 11/15 | Revised package drawing. | 24 |
| C | 9/16 | Reduced EN/UVLO shutdown threshold. Increased I INTVCC max current limit. Changed $\mathrm{I}_{\text {SW(MIN) }}$ current limit range. Corrected $\mathrm{I}_{\mathrm{LOAD}(\mathrm{MIN})}$ equation. | $\begin{gathered} 3 \\ 3 \\ 3 \\ 20 \\ \hline \end{gathered}$ |
| D | 5/19 | Changed $\mathrm{V}_{\text {IN }}$ minimum from 2.8 V to 3 V . <br> Table 1, Line 5: Replaced Wurth predesigned transformer with Sumida equivalent. <br> Table 1 Sumida transformer used in $12 \mathrm{~V}_{\text {OUT }}$ and $\pm 12 \mathrm{~V}_{\text {OUT }}$ Typical Application circuits. <br> $5 \mathrm{~V} / 1.1 \mathrm{~A}\left(\mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}\right)$ output capability line removed from LT8302/LT8302-3/LT8309 Typical Application circuit. | $\begin{gathered} 1,3 \\ 14 \\ 21,22 \\ 23 \end{gathered}$ |
| E | 7/19 | Added AEC-Q100 automotive models. | 2 |
| F | 12/19 | Added LT8302-3 Models | All |
| G | 04/20 | Added J grade option and specifications | 2, 3 |

## LT8302/LT8302-3

## TYPICAL APPLICATION

## 4 V to $42 \mathrm{~V}_{\text {IN }} / 48 \mathrm{~V}_{\text {OUT }}$ Boost Converter



Efficiency vs Load Current


8302 TA10b

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT8301 | $42 V_{\text {IN }}$ Micropower Isolated Flyback Converter with 65V/1.2A <br> Switch | Low IQ Monolithic No-Opto Flyback 5-Lead TSOT-23 |
| LT8300 | $100 V_{\text {IN }}$ Micropower Isolated Flyback Converter with <br> $150 \mathrm{~V} / 260 \mathrm{~mA}$ Switch | Low I I Monolithic No-Opto Flyback, 5-Lead TSOT-23 |
| LT8309 | Secondary-Side Synchronous Rectifier Driver | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 40 \mathrm{~V}$, Fast Turn-On and Turn-0ff, 5-Lead TSOT-23 |
| LT3573/LT3574 <br> LT3575 | 40V Isolated Flyback Converters | Monolithic No-Opto Flybacks with Integrated 1.25A/0.65A/2.5A <br> Switch |
| LT3511/LT3512 | 100V Isolated Flyback Converters | Monolithic No-Opto Flybacks with Integrated 240mA/420mA <br> Switch, MSOP-16(12) |
| LT3748 | 100V Isolated Flyback Controller | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 100 \mathrm{~V}$, No-Opto Flyback, MSOP-16(12) |

