

### Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

#### **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 2 Gbit (256 MBytes), 3.0 V Flash Memory

### **General Description**

The Cypress S70GL02GS 2-Gigabit MirrorBit® Flash memory device is fabricated on 65 nm MirrorBit Eclipse process technology. This device offers a fast page access time of 25 ns with a corresponding random access time of 110 ns. It features a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard single byte/word programming algorithms. This makes the device an ideal product for today's embedded applications that require higher density, better performance and lower power consumption.

This document contains information for the S70GL02GS device, which is a dual die stack of two S29GL01GS die. For detailed specifications, please refer to the discrete die datasheet.

Document	Cypress Document Number
S29GL01GS Datasheet	001-98285

#### **Distinctive Characteristics**

- CMOS 3.0 Volt Core with Versatile I/O™
- Two 1024 Megabit (S29GL01GS) in a single 64-ball Fortified-BGA package (see S29GL01GS datasheet for full specifications)
- 65 nm MirrorBit Eclipse<sup>TM</sup> process technology
- Single supply (V<sub>CC</sub>) for read / program / erase (2.7V to 3.6V)
- Versatile I/O Feature
  - Wide I/O voltage (VIO): 1.65V to V<sub>CC</sub>
- x16 data bus
- 16-word/32-byte page read buffer
- 512-byte Programming Buffer
  - Programming in Page multiples, up to a maximum of 512 bytes
- Sector Erase
  - Uniform 128-Kbytes sectors
  - S70GL02GS: two thousand forty-eight sectors
- Suspend and Resume commands for Program and Erase operations

- Status Register, Data Polling, and Ready/Busy pin methods to determine device status
- Advanced Sector Protection (ASP)
  - Volatile and non-volatile protection methods for each sector
- Separate 1024-bye One Time Program (OTP) array with two lockable regions
  - Available in each device Support for CFI (Common Flash Interface)
- WP# input
  - Protects first or last sector, or first and last sectors of each device, regardless of sector protection settings
- Industrial temperature range (-40°C to +85°C)
- Automotive AEC-Q100 Grade 3 (-40°C to +85°C)
- Automotive AEC-Q100 Grade 2 (-40°C to +105°C)
- 100,000 erase cycles per sector typical
- 20-year data retention typical
- Packaging Options
  - 64-ball LSH Fortified BGA, 13 mm × 11 mm

Cypress Semiconductor Corporation
Document Number: 001-98296 Rev. \*J



## **Performance Characteristics**

Max. Read Access Times (ns) (Note 1)					
Parameter	2 (	<b>3</b> b			
Random Access Time (t <sub>ACC</sub> )	110	120			
Page Access Time (t <sub>PACC</sub> )	20	30			
CE# Access Time (t <sub>CE</sub> )	110	120			
OE# Access Time (t <sub>OE</sub> )	25	35			

N	ot	es
---	----	----

<sup>1.</sup> Access times are dependent on  $V_{10}$  operating ranges. See Ordering Information on page 4 for further details.

2	Contact a	sales	representative	for	availahilit
۷.	Cultact	า งลเซง	representative	IUI	avallabili

Typical Program and Erase Rates			
Buffer Programming (512 bytes) 1.5 MB/s			
Sector Erase (128 kbytes)	477 kB/s		

Maximum Current Consumption				
Active Read at 5 MHz, 30 pF	60 mA			
Program	100 mA			
Erase	100 mA			
Standby	200 μΑ			





## **Contents**

1.	Ordering Information
2.	Input/Output Descriptions and Logic Symbol 6
3.	Block Diagrams
4.	Memory Map 11
5.	Second Die Access 11
6.	Autoselect11

7.	DC Characteristics	12
8.	BGA Package Capacitance	13
9.	Device ID and Common Flash Interface (ID-CFI) ASO Map	13
10.	Document History	18
Sale	es, Solutions, and Legal Information	19
	PSoC® Solutions	19 19
	Technical Support	10



## **Ordering Information**

#### 1.1 **Recommended Combinations**

Recommended Combinations table below list various configurations planned to be available in volume. The table below will be updated as new combinations are released. Check with your local sales representative to confirm availability of specific configuration not listed or to check on newly released combinations.

S29GL-S Valid Combinations						
Base OPN	Speed (ns)	Package and Temperature	Model Number	Packing Type	Ordering Part Number (yy = Model Number, x = Packing Type)	
		FHI, FHV	01, 02		S70GL02GS11FHI01x	
	110				S70GL02GS11FHI02x	
	110				S70GL02GS11FHV01x	
S70GL02GS			FHI, FHV	FHI, FHV		0, 3
370GL02G3	(Note 1)		(Note 1)		(Note 2)	S70GL02GS12FHIV1x
			V1, V2		S70GL02GS12FHIV2x	
					S70GL02GS12FHVV1x	
					S70GL02GS12FHVV2x	

The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non-AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

Valid Combinations — Automotive Grade / AEC-Q100						
Base OPN	Speed (ns)	Package and Temperature	Model Number	Packing Type	Ordering Part Number (yy = Model Number, x = Packing Type)	
					S70GL02GS11FHA01x	
	110	FHA, FHB	01, 02	0, 3 (Note 2)	S70GL02GS11FHA02x	
					S70GL02GS11FHB01x	
S70GL02GS					S70GL02GS11FHB02x	
370GL02G3		(Note 1)	V1, V2		S70GL02GS12FHAV1x	
					S70GL02GS12FHAV2x	
			V 1, VZ		S70GL02GS12FHBV1x	
					S70GL02GS12FHBV2x	


Document Number: 001-98296 Rev. \*J Page 4 of 19

**Notes**1. BGA package marking omits leading "S70" and packing type designator from ordering part number.

<sup>2.</sup> Packing Type "0" is standard option.



The ordering part number is formed by a valid combination of the following:



S70GL02GS
3.0 Volt-Only, 2048 Megabit (128M x 16-Bit) Page-Mode Flash Memory Manufactured on 65 nm MirrorBit Eclipse process technology



# 2. Input/Output Descriptions and Logic Symbol

Table 1 identifies the input and output package connections provided on the device.

Table 1. Input/Output Descriptions

Symbol	Туре	Description	
A26-A0	Input	Address lines for GL02GS.	
DQ15-DQ0	I/O	Data input/output.	
CE#	Input	Chip Enable.	
OE#	Input	Output Enable.	
WE#	Input	Write Enable.	
V <sub>CC</sub>	Supply	Device Power Supply.	
V <sub>IO</sub>	Supply	Versatile IO Input.	
V <sub>SS</sub>	Supply	Ground.	
RY/BY#	Output	Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At V <sub>IL</sub> , the device is actively erasing or programming. At High Z, the device is in ready.	
RESET#	Input	Hardware Reset. Low = device resets and returns to reading array data.	
WP#	Input	Write Protect/Acceleration Input. At $V_{IL}$ , disables program and erase functions in the outermost sectors. At $V_{HH}$ , accelerates programming; automatically places device in unlock bypass mode. Should be at $V_{IH}$ for all other conditions.	
NC	No Connect No device internal signal is connected to the package connector nor is the future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a Printed Circuit Board (PCB).		
DNU	Do Not Use. A device internal signal may be connected to the package connector. The connection may be used by Cypress for test or other purposes and is not intended for conto any host system signal. Any DNU signal related function will be inactive when the sign V <sub>IL</sub> . The signal has an internal pull-down resistor and may be left unconnected in the host or may be tied to V <sub>SS</sub> . Do not use these connections for PCB signal routing channels. Do connect any host system signal to these connections.		
RFU	No Connect	Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use for the connector for a signal. It is recommended to nuse RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.	

Document Number: 001-98296 Rev. \*J Page 6 of 19



# 3. Block Diagrams

Figure 1. Block Diagram for 2 x GL01GS (Highest and Lowest Address Sectors Protected)





Figure 2. Block Diagram for 2 x GL01GS (Lowest Address Sector Protected)






Figure 3. Block Diagram for 2 x GL01GS (Highest Address Sector Protected)




#### 3.1 Special Handling Instructions for BGA Package

Special handling is required for Flash Memory products in BGA packages.

Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

Figure 4. 64-ball Fortified Ball Grid Array

**64-ball Fortified BGA**Top View, Balls Facing Down



#### Notes

Document Number: 001-98296 Rev. \*J Page 9 of 19

Ball E1, Do Not Use (DNU), a device internal signal is connected to the package connector. The connector may be used by Cypress for test or other purposes and is
not intended for connection to any host system signal. Do not use these connections for PCB Signal routing channels. Though not recommended, the ball can be
connected to V<sub>CC</sub> or V<sub>SS</sub> through a series resistor.


<sup>2.</sup> Balls F7 and G1, Reserved for Future Use (RFU).

<sup>3.</sup> Balls A1, A8, C1, D1, H1, and H8, No Connect (NC).



#### 3.2 LSH064—64 ball Fortified Ball Grid Array, 13 x 11 mm

Figure 5. LSH064—64-ball Fortified Ball Grid Array (FBGA), 13 x 11 mm



PACKAGE	LSH 064			
JEDEC	N/A			
DXE	13.00 mm x 11.00 mm PACKAGE		0 mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.4	PROFILE
A1	0.40			BALL HEIGHT
D		13.00 BSC		BODY SIZE
Е	11.00 BSC			BODY SIZE
D1	7.00 BSC			MATRIX FOOTPRINT
E1	7.00 BSC			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME		8		MATRIX SIZE E DIRECTION
n		64		BALL COUNT
φb	0.50	0.60	0.70	BALL DIAMETER
eЕ	1.00 BSC			BALL PITCH
eD	1.00 BSC			BALL PITCH
SD/SE	0.50 BSC			SOLDER BALL PLACEMENT
				DEPOPULATED SOLDER BALLS

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP 95, SECTION 4.3, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
  - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
  - $\ensuremath{\text{n}}$  IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- Ó DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

1005.2 \f16-038.15 \ 08.10.10



#### 4. Memory Map

The S70GL02GS consist of uniform 64 kword (128-kbyte) sectors organized as shown in Table 2.

Table 2. S70GL02GS Sector and Memory Address Map

Uniform Sector Size	Sector Count	Sector Range	Address Range (16-bit)	Notes
		SA00	0000000h-000FFFFh	Sector Starting Address
64 kword/128 kB	2048	:	:	
		SA2047	7FF0000H-7FFFFFh	Sector Ending Address

#### Note

This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA001-SA2046) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 kB sectors have the pattern xxx0000h-xxxFFFFh.

#### 5. Second Die Access

The S70GL02GS device is a dual die stack comprising two S29GL01GS dies connected in parallel, but with only one chip select (CS#) signal. This means that each die receives commands in parallel. The low-address die accepts commands with A26 = 0, while the high-address die accepts commands with A26 = 1. So, it is necessary to set the address bit A26 to '1' while sending commands to access the second die of S70GL02GS. You can manage this by adding the base address for each die to each address argument for each command; the base address for first die is 0x0 and for the second die is 0x4000000. The following table provides an example.

Table 3. Second Die Access Example

	Command sequence to erase first sector in die 1	Command sequence to erase first sector in die 2
1st unlock cycle	Address 0x555 / Data 0xAA	Address 0x4000555 / Data 0xAA
2nd unlock cycle	Address 0x2AA / Data 0x55	Address 0x40002AA / Data 0x55
1st command cycle	Address 0x555 / Data 0x80	Address 0x4000555 / Data 0x80
2nd command cycle	Address 0x555 / Data 0xAA	Address 0x4000555 / Data 0xAA
3rd command cycle	Address 0x2AA / Data 0x55	Address 0x40002AA / Data 0x55
Sector Address / Sector Erase Command	Address 0x0000000 / Data 0x30	Address 0x4000000 / Data 0x30

No special address manipulation is required for reading the main flash array. While reading you cannot tell that there are two flash die - only that there is a continuous address space that spans both flash chips.

The special address manipulation is required for writing commands and receiving command response. Many commands have "unlock cycles" consisting of the 555h/AAh and 2AAh/55h address/data pattern. For these cycles A26 must be set correctly, so the unlock cycles are accepted by the intended flash die. Some commands also have address arguments that must be directed to the correct die via A26. These arguments are: Read Address (RA), Program Address (PA), Sector Address (SA), Write Buffer Location (WBL), PassWord Address (PWA), Don't Care (XXX-for single die only)

#### 6. Autoselect

Table 4 provides the device identification codes for the S70GL02GS. For more information on the autoselect function, refer to the S29GL-S data sheet (publication number S29GL\_128S\_01GS\_00).

Table 4. Autoselect Addresses in System

Description	Address	Read Data (word/byte mode)
Manufacturer ID	(Base) + 00h	0001h
Device ID, Word 1	(Base) + 01h	227Eh
Device ID, Word 2	(Base) + 0Eh	2248h

Document Number: 001-98296 Rev. \*J Page 11 of 19



Table 4. Autoselect Addresses in System (Continued)

Description	Address	Read Data (word/byte mode)
Device ID, Word 3	(Base) + 0Fh	2201h
Secure Device Verify	(Base) + 03h	For S70GL02GS highest address sector protect:  XX3Fh = Not Factory Locked  XXBFh = Factory Locked  For S70GL02GS lowest address sector protect:  XX2Fh = Not Factory Locked  XXAFh = Factory Locked
Sector Protect Verify	(SA) + 02h	xx01h/01h = Locked, xx00h/00h = Unlocked

#### 7. DC Characteristics

Table 5. DC Characteristics

Parameter	Description	Test Conditions	Min	Typ (Note 2)	Max	Unit
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ max		+0.04	±2.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ max		+0.04	±2.0	μA
I <sub>CC4</sub>	VCC Standby Current	CE#, RESET#, OE# = $V_{IH}$ , $V_{IH}$ = $V_{IO}$ $V_{IL}$ = $V_{SS}$ , $V_{CC}$ = $V_{CC}$ max		140	200	μΑ
I <sub>CC5</sub>	V <sub>CC</sub> Reset Current (Notes 2, 7)	$CE\# = V_{IH}$ , $RESET\# = V_{IL}$ , $V_{CC} = V_{CC}$ max		20	40	mA
la a c	I <sub>CC6</sub> Automatic Sleep Mode (Note 3)	$\begin{aligned} &V_{IH} = V_{IO},  V_{IL} = V_{SS} \;, \\ &V_{CC} = V_{CC} \; \text{max},  t_{ACC} + 30 \; \text{ns} \end{aligned}$		6	12	mA
'CC6		$\begin{aligned} & V_{IH} = V_{IO}, \ V_{IL} = V_{SS}, \\ & V_{CC} = V_{CC} \ max, \ t_{ASSB} \end{aligned}$		200	300	μΑ
I <sub>CC7</sub>	V <sub>CC</sub> Current during power up (Notes 2, 6)	$\begin{split} \text{RESET\#} &= \text{V}_{\text{IO}}, \text{CE\#} = \text{V}_{\text{IO}}, \text{OE\#} = \text{V}_{\text{IO}}, \\ \text{V}_{\text{CC}} &= \text{V}_{\text{CC}} \text{ max}, \end{split}$		106	160	mA

#### Notes

- I<sub>CC</sub> active while Embedded Algorithm is in progress.
- 2. Not 100% tested.
- 3. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time.
- 4.  $V_{IO} = 1.65V$  to  $V_{CC}$  or 2.7V to  $V_{CC}$  depending on the model.
- 5.  $V_{CC} = 3V$  and  $V_{IO} = 3V$  or 1.8V. When  $V_{IO}$  is at 1.8V, I/O pins cannot operate at >1.8V.
- 6. During power-up there are spikes of current demand, the system needs to be able to supply this current to insure the part initializes correctly.
- 7. If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedded operation, I<sub>CC7</sub> will be drawn during the remainder of t<sub>RPH</sub>. After the end of t<sub>RPH</sub> the device will go to standby mode until the next read or write.
- 8. The recommended pull-up resistor for RY/BY# output is 5k to 10k Ohms.
- 9. For all other DC current values, refer to the \$29GL-128S\_01GS\_00 datasheet.

Document Number: 001-98296 Rev. \*J Page 12 of 19



#### 8. BGA Package Capacitance

Parameter Symbol	Parameter Description	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	15	16	pF
C <sub>OUT</sub>	Output Capacitance	10	11	pF
A26	Highest Order Address	6	7	pF
CE#	Separated Control Pin	12	13	pF
OE#	Separated Control Pin	7	8	pF
WE#	Separated Control Pin	11	12	pF
WP#	Separated Control Pin	11	12	pF
RESET#	Separated Control Pin	8	9	pF
RY/BY#	Separated Control Pin	5	6	pF

#### Notes

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz.

### 9. Device ID and Common Flash Interface (ID-CFI) ASO Map

The Device ID portion of the ASO (word locations 0h to 0Fh) provides manufacturer ID, device ID, Sector Protection State, and basic feature set information for the device.

ID-CFI Location 02h displays sector protection status for the sector selected by the sector address (SA) used in the ID-CFI enter command. To read the protection status of more than one sector it is necessary to exit the ID ASO and enter the ID ASO using the new SA. The access time to read location 02h is always t<sub>ACC</sub> and a read of this location requires CE# to go High before the read and return Low to initiate the read (asynchronous read access). Page mode read between location 02h and other ID locations is not supported. Page mode read between ID locations other than 02h is supported.

Table 6. ID (Autoselect) Address Map

Description	Address	Read Data
Manufacture ID	(SA) + 0000h	0001h
Device ID	(SA) + 0001h	227Eh
Protection Verification	(SA) + 0002h	Sector Protection State (1= Sector protected, 0= Sector unprotected). This protection state is shown only for the SA selected when entering ID-CFI ASO. Reading other SA provides undefined data. To read a different SA protection state ASO exit command must be used and then enter ID-CFI ASO again with the new SA.
Indicator Bits	(SA) + 0003h	For S70GL02GS highest address sector protect:  XX3Fh = Not Factory Locked  XXBFh = Factory Locked  For S70GL02GS lowest address sector protect:  XX2Fh = Not Factory Locked  XXAFh = Factory Locked  DQ15-DQ08 = 1 (Reserved) DQ7 - Factory Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ6 - Customer Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ5 = 1 (Reserved) DQ4 - WP# Protects 0 = lowest address Sector 1 = highest address Sector DQ3 - DQ0 = 1 (Reserved)



Table 6. ID (Autoselect) Address Map (Continued)

Description	Address	Read Data
	(SA) + 0004h	Reserved
	(SA) + 0005h	Reserved
	(SA) + 0006h	Reserved
RFU	(SA) + 0007h	Reserved
KFU	(SA) + 0008h	Reserved
	(SA) + 0009h	Reserved
	(SA) + 000Ah	Reserved
	(SA) + 000Bh	Reserved
Lower Software Bits	(SA) + 000Ch	Bit 0 - Status Register Support  1 = Status Register Supported  0 = Status Register not supported  Bit 1 - DQ polling Support  1 = DQ bits polling supported  0 = DQ bits polling not supported  Bit 3-2 - Command Set Support  11 = reserved  10 = reserved  01 = Reduced Command Set  00 = Classic Command set  Bits 4-15 - Reserved = 0
Upper Software Bits	(SA) + 000Dh	Reserved
Device ID	(SA) + 000Eh	2248h = 2 Gb
Device ID	(SA) + 000Fh	2201h

Table 7. CFI Query Identification String

Word Address	Data	Description
(SA) + 0010h	0051h	
(SA) + 0011h	0052h	Query Unique ASCII string "QRY"
(SA) + 0012h	0059h	
(SA) + 0013h	0002h	Primary OEM Command Set
(SA) + 0014h	0000h	Filliary OLW Command Set
(SA) + 0015h	0040h	Address for Primary Extended Table
(SA) + 0016h	0000h	Address for Primary Extended Table
(SA) + 0017h	0000h	Alternate OEM Command Set
(SA) + 0018h	0000h	(00h = none exists)
(SA) + 0019h	0000h	Address for Alternate OEM Extended Table
(SA) + 001Ah	0000h	(00h = none exists)



Table 8. CFI System Interface String

Word Address	Data	Description
(SA) + 001Bh	0027h	V <sub>CC</sub> Min. (erase/program) (D7-D4: volts, D3-D0: 100 mV)
(SA) + 001Ch	0036h	V <sub>CC</sub> Max. (erase/program) (D7-D4: volts, D3-D0: 100 mV)
(SA) + 001Dh	0000h	V <sub>PP</sub> Min. voltage (00h = no V <sub>PP</sub> pin present)
(SA) + 001Eh	0000h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present)
(SA) + 001Fh	0008h	Typical timeout per single word write 2 <sup>N</sup> μs
(SA) + 0020h	0009h	Typical timeout for max multi-byte program, 2 <sup>N</sup> μs (00h = not supported)
(SA) + 0021h	0008h	Typical timeout per individual block erase 2 <sup>N</sup> ms
(SA) + 0022h	0013h (2 Gb)	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
(SA) + 0023h	0001h	Max. timeout for single word write 2 <sup>N</sup> times typical
(SA) + 0024h	0002h	Max. timeout for buffer write 2 <sup>N</sup> times typical
(SA) + 0025h	0003h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
(SA) + 0026h	0003h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)

Table 9. CFI Device Geometry Definition

Word Address	Data	Description	
(SA) + 0027h	001Ch (2 Gb)	Device Size = 2 <sup>N</sup> byte	
(SA) + 0028h	0001h	Flach Davice Interface Description 0 – v8 anky 1 – v16 only 2 – v8/v16 canable	
(SA) + 0029h	0000h	Flash Device Interface Description 0 = x8-only, 1 = x16-only, 2 = x8/x16 capable	
(SA) + 002Ah	0009h	Max. number of byte in multi-byte write = 2 <sup>N</sup>	
(SA) + 002Bh	0000h	(00 = not supported)	
(SA) + 002Ch	0001h	Number of Erase Block Regions within device 1 = Uniform Device, 2 = Boot Device	
(SA) + 002Dh	00XXh		
(SA) + 002Eh	000Xh	Frase Block Region 1 Information (refer to JEDEC JESD68-01 or JEP137 specifications)	
(SA) + 002Fh	0000h	00FFh, 0007h, 0000h, 0002h = 2 Gb	
(SA) + 0030h	000Xh		
(SA) + 0031h	0000h		
(SA) + 0032h	0000h	- Erase Block Region 2 Information (refer to CFI publication 100)	
(SA) + 0033h	0000h	Terase Block Region 2 information (refer to GF) publication 100)	
(SA) + 0034h	0000h		
(SA) + 0035h	0000h		
(SA) + 0036h	0000h	- Erase Block Region 3 Information (refer to CFI publication 100)	
(SA) + 0037h	0000h	Terase Block Region 3 information (refer to GFI publication 100)	
(SA) + 0038h	0000h		

Document Number: 001-98296 Rev. \*J Page 15 of 19



#### **Table 9. CFI Device Geometry Definition (Continued)**

Word Address	Data	Description
(SA) + 0039h	0000h	
(SA) + 003Ah	0000h	Erase Block Region 4 Information (refer to CFI publication 100)
(SA) + 003Bh	0000h	Trase block Region 4 information (refer to CF) publication 100)
(SA) + 003Ch	0000h	

#### Table 10. CFI Primary Vendor-Specific Extended Query

Word Address	Data	Description		
(SA) + 0040h	0050h			
(SA) + 0041h	0052h	Query-unique ASCII string "PRI"		
(SA) + 0042h	0049h			
(SA) + 0043h	0031h	Major version number, ASCII		
(SA) + 0044h	0035h	Minor version number, ASCII		
(SA) + 0045h	001Ch	Address Sensitive Unlock (Bits 1-0)  00b = Required 01b = Not Required Process Technology (Bits 5-2)  0000b = 0.23 µm Floating Gate 0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MirrorBit 0011b = 0.13 µm Floating Gate 0110b = 0.11 µm MirrorBit 0101b = 0.09 µm Floating Gate 0110b = 0.09 µm Floating Gate 0111b = 0.09 µm MirrorBit 0111b = 0.065 µm MirrorBit 0111b = 0.065 µm MirrorBit 1001b = 0.045 µm MirrorBit		
(SA) + 0046h	0002h	Erase Suspend 0 = Not Supported 1 = Read Only 2 = Read and Write		
(SA) + 0047h	0001h	Sector Protect 00 = Not Supported X = Number of sectors in smallest group		
(SA) + 0048h	0000h	Temporary Sector Unprotect 00 = Not Supported 01 = Supported		
(SA) + 0049h	0008h	Sector Protect/Unprotect Scheme 04 = High Voltage Method 05 = Software Command Locking Method 08 = Advanced Sector Protection Method		
(SA) + 004Ah	0000h	Simultaneous Operation 00 = Not Supported X = Number of banks		
(SA) + 004Bh	0000h	Burst Mode Type 00 = Not Supported 01 = Supported		
(SA) + 004Ch	0003h	Page Mode Type 00 = Not Supported 01 = 4 Word Page 02 = 8 Word Page 03=16 Word Page		
(SA) + 004Dh	0000h	ACC (Acceleration) Supply Minimum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV		



Table 10. CFI Primary Vendor-Specific Extended Query (Continued)

Word Address	Data	Description		
(SA) + 004Eh	0000h	ACC (Acceleration) Supply Maximum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV		
(SA) + 004Fh	0004h (Bottom) 0005h (Top)	WP# Protection  00h = Flash device without WP Protect (No Boot)  01h = Eight 8 kB Sectors at TOP and Bottom with WP (Dual Boot)  02h = Bottom Boot Device with WP Protect (Bottom Boot)  03h = Top Boot Device with WP Protect (Top Boot)  04h = Uniform, Bottom WP Protect (Uniform Bottom Boot)  05h = Uniform, Top WP Protect (Uniform Top Boot)  06h = WP Protect for all sectors  07h = Uniform, Top or Bottom WP Protect		
(SA) + 0050h	0001h	Program Suspend 00 = Not Supported 01 = Supported		
(SA) +0051h	0000h	Unlock Bypass 00 = Not Supported 01 = Supported		
(SA) + 0052h	0009h	Secured Silicon Sector (Customer OTP Area) Size 2 <sup>N</sup> (bytes)		
(SA) + 0053h	008Fh	Software Features bit 0: status register polling (1 = supported, 0 = not supported) bit 1: DQ polling (1 = supported, 0 = not supported) bit2:newprogramsuspend/resumecommands (1 = supported, 0 = not supported) bit 3: word programming (1 = supported, 0 = not supported) bit 4: bit-field programming (1 = supported, 0 = not supported) bit 5: autodetect programming (1 = supported, 0 = not supported) bit 6: RFU bit 7: multiple writes per Line (1 = supported, 0 = not supported)		
(SA) + 0054h	0005h	Page Size = 2 <sup>N</sup> bytes		
(SA) + 0055h	0006h	Erase Suspend Timeout Maximum < 2 <sup>N</sup> (μs)		
(SA) + 0056h	0006h	Program Suspend Timeout Maximum < 2 <sup>N</sup> (μs)		
(SA) + 0078h	0006h	Embedded Hardware Reset Timeout Maximum < 2 <sup>N</sup> (µs) Reset with Reset Pin		
(SA) + 0079h	0009h	Non-Embedded Hardware Reset Timeout Maximum < 2 <sup>N</sup> (μs) Power on Reset		



# 10. Document History

Document Title: S70GL02GS, 2 Gbit (256 MBytes), 3.0 V Flash Memory Document Number: 001-98296							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	_	BWHA	05/19/2011	Spansion Publication Number: S70GL-S_00 Initial release			
*A	_	BWHA	07/08/2011	Performance Characteristics: Updated Typical Program and Erase Rates Ordering Information: Updated model number description of V1 and V2 DC Characteristics: Modified Note 3			
*B	_	BWHA	09/23/2011	Distinctive Characteristics: Cosmetic changes Ordering Information: Updated CFI Device Geometry Definition: Data at (SA) + 002Eh modified			
*C	_	BWHA	12/15/2011	Global: Data sheet designation changed from Preliminary to Full Production Performance Characteristics: Updated Sector Erase time Figure: 64-ball Fortified Ball Grid Array: Added notes BGA Package Capacitance: Updated			
*D	_	BWHA	06/27/2014	Global: Added –40°C to +105°C temperature range			
*E	4871480	BWHA	08/13/2015	Updated to Cypress template			
*F	5157725	TOCU	03/04/2016	General Description: Updated Cypress Document Number as "001-98285" in the table. Distinctive Characteristics: Updated link to S29GL01GS datasheet. Updated to new template.			
*G	5343030	TOCU	07/08/2016	Updated Document Title to read as "S70GL02GS 2 Gbit (256 MBytes), 3.0 V Flash Memory". Updated to new template.			
*H	5755394	NIBK	05/31/2017	Updated Cypress Logo and Copyright.			
*	5774339	NFB	06/15/2017	Updated Ordering Information.			
*J	5848474	PRIT	08/09/2017	Added Section Second Die Access Updated Device Number/Description			

Document Number: 001-98296 Rev. \*J Page 18 of 19



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.