

LT6020/LT6020-1

Dual Micropower, 5V/µs Precision Rail-to-Rail **Output Amplifier**

DESCRIPTION

The LT[®] 6020 is a low power, enhanced slew rate, precision operational amplifier. The proprietary circuit topology of this amplifier gives excellent slew rate at low guiescent power dissipation without compromising precision or settling time. In addition, unique input stage circuitry allows the input impedance to remain high during input voltage steps as large as 5V. The combination of precision specs along with fast settling makes this part ideal for MUX applications.

The low quiescent current of the LT6020 along with its ability to operate on supplies as low as 3V make it useful in portable systems. The LT6020-1 features a shutdown mode which reduces the typical supply current to 1.4μ A.

The LT6020 is available in the small 8-lead DFN and 8-lead MSOP packages. The LT6020-1 is available in a 10-lead DFN package.

J, LT, LTC, LTM, Linear Technology, SmartMesh and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Patent Pending.

FEATURES

- Excellent Slew Rate to Power Ratio
 - Slew Rate: 5V/µs
- Maximum Supply Current: 100µA/Amplifier
- Maximum Offset Voltage: 30µV
- Maximum Offset Voltage Drift: 0.5µV/°C
- **High Dynamic Input Impedance**
- Fast Recovery from Shutdown
- Maximum Input Bias Current: 3nA
- **No Output Phase Inversion**
- Gain Bandwidth Product: 400kHz
- Wide Specified Supply Range: 3V to 30V
- Operating Temperature Range: -40°C to 125°C
- **DFN and MS8 Packages**
- Rail-to-Rail Outputs

APPLICATIONS

- Precision Signal Processing
- **18-Bit DAC Amplifier**
- Multiplexed ADC Applications
- Low Power Portable Systems
- Low Power Wireless Sensor Networks

16-Bit DAC with ±10V Output Swing

TYPICAL APPLICATION

LT1019-2.5 \overline{CS} 5V/DIV 3.8V_{DC} TO 5.5V_{DC} IN OUT GND Ξ VOUT ÷ 5V/DIV LTC2642 V_{DD} REF 10pF R_{FB} 15V INV 20µs/DIV 60201 TA01 1/2 LT6020 VOUT VOUT 16-BIT DAC POWER-ON RESET -15V CS 16-BIT DATA LATCH SCLK 1/2 LT6020 CONTROL LT5400-1 DIN 1 OGIC 10kΩ MATCHED CLR 16-BIT SHIFT REGISTER RESISTOR NETWORK GND Ŧ 60201 TA01a 60201fa



20V Output Step Response

ABSOLUTE MAXIMUM RATINGS


(Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	36V
Differential Input Voltage (within Supplies)	36V
Input Voltage (DGND, EN) (Relative to V ⁻)	36V
Input Current (+IN, -IN, DGND, EN)	. ±10mA
Output Short-Circuit Duration In	ndefinite

Operating and Specified Temperature Range

I-Grade	–40°C to 85°C
H-Grade	40°C to 125°C
Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	sec) 300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT6020IDD#PBF	LT6020IDD#TRPBF	LGMC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LT6020HDD#PBF	LT6020HDD#TRPBF	LGMC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT6020IDD-1#PBF	LT6020IDD-1#TRPBF	LGKF	10-Lead (3mm × 3mm) Plastic DFN	–40°C to 85°C
LT6020HDD-1#PBF	LT6020HDD-1#TRPBF	LGKF	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT6020IMS8#PBF	LT6020IMS8#TRPBF	LTGJG	8-Lead Plastic MSOP	-40°C to 85°C
LT6020HMS8#PBF	LT6020HMS8#TRPBF	LTGJG	8-Lead Plastic MSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/





ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $V_{CM} = V_{OUT} =$ Mid-Supply, $V_{DGND} = 0$ V, $V_{EN} = 5$ V. DGND and EN specifications only apply to the LT6020-1.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	DD Packages $T_A = -40^\circ$ to 85°C $T_A = -40^\circ$ to 125°C	•		20	70 110 120	μV μV μV
		MS8 Package $T_A = -40^\circ$ to 85°C $T_A = -40^\circ$ to 125°C	•		5	30 70 80	μV μV μV
ΔV _{OSI}	Input Offset Voltage Drift (Note 2)	DD Packages	•	-0.8	±0.3	0.8	μV/°C
∆Temp		MS8 Package	•	-0.5	±0.2	0.5	μV/°C
$\frac{\Delta V_{OSI}}{\Delta Time}$	Long Term Input Offset Voltage Stability		•		±0.2		μV/Mo
IB	Input Bias Current	$T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_A = -40^{\circ} \text{ to } 125^{\circ}\text{C}$	•	-3 -3 -10	±0.1	3 3 10	nA nA nA
I _{OS}	Input Offset Current	$T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_A = -40^{\circ} \text{ to } 125^{\circ}\text{C}$	•	-1 -1 -2	±0.1	1 1 2	nA nA nA
	Input Noise Voltage	0.1Hz to 10Hz			1.1		μV _{P-P}
e _n	Input Noise Voltage Density	f = 10Hz f = 1kHz			50 46		nV/√Hz nV/√Hz
in	Input Noise Current Density	f = 1kHz			37		fA/√Hz
C _{IN}	Input Capacitance	Common Mode Differential Mode			1.5 2.5		pF pF
R _{IN}	Input Resistance	Common Mode Differential Mode			17 20		GΩ MΩ
VICM	Common Mode Input Range		•	V ⁻ + 1.2		V ⁺ - 1.4	V
CMRR	Common Mode Rejection Ratio	V _{CM} = -13.8V to 13.6V	•	120 120	132		dB dB
PSRR	Supply Rejection Ratio	V _S = 3V to 30V	•	120 118	140		dB dB
A _{VOL}	Large-Signal Voltage Gain	$R_{L} = 6.98 k\Omega, V_{OUT} = \pm 14 V$	•	110 108	116		dB dB
		$R_{L} = 100 k\Omega, V_{OUT} = \pm 14.5 V$	•	126 126	138		dB dB
V _{OL}	Output Swing Low (V _{OUT} – V ⁻)	$R_L = 10kΩ$ $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•		130	200 250 300	mV mV mV
V _{OH}	Output Swing High (V ⁺ – V _{OUT})	$ \begin{array}{l} R_L = 10 k \Omega \\ T_A = -40^\circ \mbox{ to } 85^\circ \mbox{C} \\ T_A = -40^\circ \mbox{ to } 125^\circ \mbox{C} \end{array} $	•		100	140 165 190	mV mV mV
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V$, Sourcing $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•	5.5 5	8		mA mA mA
		$V_{OUT} = 0V$, Sinking $T_A = -40^\circ$ to 85°C $T_A = -40^\circ$ to 125°C	•	5.5 5.5	11		mA mA mA



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $V_{CM} = V_{OUT} =$ Mid-Supply, $V_{DGND} = 0$ V, $V_{EN} = 5$ V. DGND and EN specifications only apply to the LT6020-1.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SR	Slew Rate	$A_{VCL} = 1, 10V \text{ Step}$ $T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_A = -40^{\circ} \text{ to } 125^{\circ}\text{C}$	•	3 2.4 2.4	5		V/µs V/µs V/µs
		$A_{VCL} = 1, 5V$ Step $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•	1.4 1.1 1	2.4		V/µs V/µs V/µs
GBW	Gain-Bandwidth Product	$f_0 = 10 \text{kHz}$	•	290	400		kHz
	Minimum Supply Voltage	Guaranteed by PSRR		3			V
I _S	Supply Current per Amplifier	$T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_A = -40^{\circ} \text{ to } 125^{\circ}\text{C}$	•		90	100 125 140	μΑ μΑ μΑ
	Supply Current in Shutdown	$V_{EN} = 0.8V$ $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•		1.4	3 3.2 3.6	μΑ μΑ μΑ
t _s	Settling Time (A _V = 1)	0.1% 5V Output Step 0.01% 5V Output Step 0.0015% 5V Output Step 0.0015% 10V Output Step			6 7.8 13.8 12.4		μs μs μs μs
t _{ON}	Enable Time	A _V = 1			100		μs
V _{DGND}	DGND Pin Voltage Range		•	V-		V+-3	V
I _{DGND}	DGND Pin Current		•		-200	-400	nA
I _{EN}	EN Pin Current		•		-100	-200	nA
V _{ENL}	EN Pin Input Low Voltage	Relative to DGND	•			0.8	V
V _{ENH}	EN Pin Input High Voltage	Relative to DGND	•	1.7			V



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C, $V_S = 3V$, $V_{CM} = V_{OUT} =$ Mid-Supply, $V_{DGND} = 0V$, $V_{EN} = 3V$. DGND and EN pin specifications only apply to the LT6020-1.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	DD Packages $T_A = -40^\circ$ to 85°C $T_A = -40^\circ$ to 125°C	•		20	100 140 150	μV μV μV
		MS8 Package $T_A = -40^\circ$ to 85°C $T_A = -40^\circ$ to 125°C	•		5	45 85 95	μV μV μV
ΔV_{OSI}	Input Offset Voltage Drift (Note 2)	DD Packages		-0.8	±0.3	0.8	µV/°C
ΔTemp		MS8 Package	•	-0.5	±0.2	0.5	μV/°C
$\frac{\Delta V_{OSI}}{\Delta Time}$	Long Term Input Offset Voltage Stability		•		±0.2		µV/Mo
I _B	Input Bias Current				±1		nA
l _{OS}	Input Offset Current				±0.1		nA
	Input Noise Voltage	0.1Hz to 10Hz			1.1		μV _{P-P}
e _n	Input Noise Voltage Density	f = 10Hz f = 1kHz			50 46		nV/√Hz nV/√Hz
in	Input Noise Current Density	f = 1kHz			37		fA/√Hz
CIN	Input Capacitance	Common Mode Differential Mode			1.5 2.5		pF pF
R _{IN}	Input Resistance	Common Mode Differential Mode			17 20		GΩ MΩ
VICM	Common Mode Input Range			V ⁻ + 1.2		V ⁺ - 1.4	V
CMRR	Common Mode Rejection Ratio	V _{CM} = 1.2V to 1.6V			125		dB
PSRR	Supply Rejection Ratio	V _S = 3V to 30V	•	120 118	140		dB dB
A _{VOL}	Large-Signal Voltage Gain	R_L = 6.98kΩ, V_{OUT} = 0.5V to 2.5V	•	98 98	108		dB dB
		$R_L = 100 k\Omega$, $V_{OUT} = 0.5V$ to 2.5V			136		dB
V _{OL}	Output Swing Low (V _{OUT} – V ⁻)	$R_L = 10k\Omega$ $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•		45	100 130 150	mV mV mV
V _{OH}	Output Swing High (V ⁺ – V _{OUT})	$R_{L} = 10k\Omega$ $T_{A} = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_{A} = -40^{\circ} \text{ to } 125^{\circ}\text{C}$	•		55	80 90 100	mV mV mV
I _{SC}	Short-Circuit Current	$V_{OUT} = 1.5V$, Sourcing $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•	3.5 3.5	6		mA mA mA
		$V_{OUT} = 1.5V$, Sinking $T_A = -40^{\circ}$ to $85^{\circ}C$ $T_A = -40^{\circ}$ to $125^{\circ}C$	•	5.5 5.5	8		mA mA mA
SR	Slew Rate (Note 3)	A _{VCL} = -1, 2V Step			0.2		V/µs
GBW	Gain-Bandwidth Product	f ₀ = 10kHz			400		kHz
	Minimum Supply Voltage	Guaranteed by PSRR		3			V



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C, $V_S = 3V$, $V_{CM} = V_{OUT} =$ Mid-Supply, $V_{DGND} = 0V$, $V_{EN} = 3V$. DGND and EN pin specifications only apply to the LT6020-1.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
I _S	Supply Current per Amplifier	$T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ $T_A = -40^{\circ} \text{ to } 125^{\circ}\text{C}$	•		85	95 120 135	μΑ μΑ μΑ
	Supply Current in Shutdown	$V_{EN} = 0.8V$ $T_A = -40^{\circ}$ to 85°C $T_A = -40^{\circ}$ to 125°C	•		0.9	1.1 1.5 3	μΑ μΑ μΑ
t _s	Settling Time ($A_V = -1$)	0.1% 2.4V Output Step 0.01% 2.4V Output Step 0.0015% 2.4V Output Step			12.4 21.2 39.2		μs μs μs
t _{ON}	Enable Time	A _V = 1			120		μs
V _{DGND}	DGND Pin Voltage Range		•	V ⁻		V ⁺ – 3	V
I _{DGND}	DGND Pin Current				-200		nA
I _{EN}	EN Pin Current				-100		nA
V _{ENL}	EN Pin Input Low Voltage	Relative to DGND	•			0.8	V
V _{ENH}	EN Pin Input High Voltage	Relative to DGND	•	1.7			V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 3: The slew rate of the LT6020 increases with the size of the input step. At lower supplies, the input step size is limited by the input common mode range. This trend can be seen in the Typical Performance Characteristics.

Note 2: Guaranteed by design.



 $T_A = 25^{\circ}C$, $V_S = \pm 15V$, $R_L = 100k\Omega$, unless


otherwise specified.




Typical Distribution of Input Offset Voltage 4000 14930 PARTS DD8 AND DD10 PACKAGES 3500 3000 NUMBER OF UNITS 2500 2000 1500 1000 500 0 -70 -50 -30 -100 10 30 50 70 INPUT OFFSET VOLTAGE (µV) 60201 G32

Typical Distribution of Input Offset Voltage Drift 40 144 UNITS DD8 AND DD10 35 PACKAGES 30 NUMBER OF CHANNELS 25 20 15 10 5 0 -0.80 -0.60 -0.40 -0.20 0 0.20 0.40 INPUT OFFSET VOLTAGE DRIFT (µV/°C) 60201 G33

Typical Distribution of Input Offset Voltage




Voltage Offset Shift vs Lead Free IR Reflow




Warm-Up Drift 5 CHANGE IN INPUT OFFSET VOLTAGE (µV) 4 3 2 1 0 -1 -2 -3 -4 -5 2 3 4 5 6 1 7 TIME (ms) 60201 G01

Offset Voltage vs Supply Voltage





Offset Voltage vs Input Common Mode Voltage




 T_A = 25°C, V_S = ±15V, R_L = 100k $\Omega,$ unless


otherwise specified.









Voltage Noise Density vs Frequency 1000



Large-Signal Transient Response (10V Step)







Slew Rate vs Temperature

RISING EDGE

FALLING EDGE

(5V Step)

5

4

2


1

0


, -50 -25

SLEW RATE (V/µs) 3

Large-Signal Transient Response (5V Step)



Slew Rate vs Temperature (10V Step)





For more information www.linear.com/LT6020

25 50 75

TEMPERATURE (°C)

0


125

60201 G11


100


 T_A = 25°C, V_S = ±15V, R_L = 100k Ω unless


otherwise specified.




Small-Signal Transient Response 5mV/DIV $product A_V = 1$ $product A_V = 1$ product









Open-Loop Gain and Phase vs Frequency






Open Loop Gain vs Load



Output Impedance vs Frequency










 $T_A = 25^{\circ}C$, $V_S = \pm 15V$, $R_L = 100k\Omega$ unless


otherwise specified.














Output Saturation Voltage vs Sink Current (Output Low)




Output Saturation Voltage vs Source Current (Output High)

60201 G24






Positive Output Overdrive Recovery



Negative Output Overdrive Recovery





PIN FUNCTIONS

OUT: Amplifier Output.

- -IN: Inverting Input of the Amplifier.
- +IN: Noninverting Input of the Amplifier.


V⁻: Negative Power Supply. A bypass capacitor should be used between supply pins and ground. Additional bypass capacitance may be used between the power supply pins.

DGND (LT6020-1 Only): Reference for EN Pin. It is normally tied to ground. DGND must be in the range from V⁻ to V⁺ -3V. If grounded, V⁺ must be $\ge 3V$. The EN pin threshold is specified with respect to the DGND pin. DGND cannot be floated.

EN (LT6020-1 Only): Enable Input. This pin must be connected high, normally to V^+ , for the amplifiers to be functional. EN is active high with the threshold approximately two diodes above DGND. EN cannot be floated. The shutdown threshold voltage is specified with respect to the voltage on the DGND pin.

V⁺: Positive Power Supply. A bypass capacitor should be used between supply pins and ground. Additional bypass capacitance may be used between the power supply pins.

SIMPLIFIED SCHEMATIC



APPLICATIONS INFORMATION

Preserving Low Power Operation

The proprietary circuitry used in the LT6020 provides an excellent combination of low power, low offset and enhanced slew rate. Normally an amplifier with higher supply current would be required to achieve this combination of slew rate and precision. Special care must be taken to ensure that the low power operation is preserved.

The choice of feedback resistor values impacts several op-amp parameters as noted in the feedback components section. It should also be noted that the output of the amplifier must drive this network. For example, in a gain of two with a total feedback resistance of $10k\Omega$ and an output voltage of 14V, the amplifier's output will need to supply 1.4mA of current. This current will ultimately come from a supply.



APPLICATIONS INFORMATION

The supply current of the LT6020 increases with large differential input voltages. Normally, this does not impact the low power nature of the LT6020 because the amplifier is forcing the two inputs to be at the same potential. Conditions which cause differential input voltage to appear should be avoided in order to preserve the low power dissipation of the LT6020. This includes but is not limited to: operation as a comparator, excessive loading on the output and overdriving the input.

Enhanced Slew Rate

The LT6020 uses a proprietary input stage which provides an enhanced slew rate without sacrificing input precision specs such as input offset voltage, common mode rejection and noise. The unique input stage of the LT6020 allows the output to quickly slew to its final value when large signal input steps are applied. This enhanced slew characteristic allows the LT6020 to quickly settle the output to 0.0015% independent of input step size as shown in Figure 1. Typical micropower amplifiers cannot process large amplitude signals with this speed. As shown in the Typical Performance curves, when the LT6020 is configured in unity gain and a 10V step is applied to the input the output will slew at 5V/ μ s. In this same configuration, a 5V input step will slew the output at 2.4V/ μ s. Furthermore, a 0.7V input step will lower the slew rate to 0.2V/ μ s. Note that for these




Figure 1. Settling Time Is Essentially Flat

smaller inputs the LT6020 slew rate approaches the slew rate more common in traditional micropower amplifiers.

Input Bias Current

The design of the input stage of the LT6020 is more sophisticated than that shown in the Simplified Schematic. It uses both NPN and PNP input differential amplifiers to sense the input differential voltage. As a result the specified input bias current can flow in or out of the input pins.

Multiplexer Applications/High Dynamic Input Impedance

The LT6020 has features which make it desirable for multiplexer applications, such as the application featured on the back page of this data sheet. When the channels of the multiplexer are cycled, the output of the multiplexer can produce large voltage transitions. Normally, bipolar amplifiers have back-to-back diodes between the inputs, which will turn on when the input transient voltage exceeds 0.7V, causing a large transient current to be conducted from the amplifier output stage back into the input driving circuitry. The driving circuitry then needs to absorb this current and settle before the amplifier can settle. The LT6020 uses 5.5V Zener diodes to protect its inputs which dramatically increases its input impedance with input steps as large as 5V.

Achieving Rail-to-Rail Operation without Rail-to-Rail Inputs

The LT6020 output is able to swing close to each power supply rail, but the input stage is limited to operating between V⁻ + 1.2V and V⁺ – 1.4V. For many inverting applications and noninverting gain applications, this is largely inconsequential. Figure 2 shows the basic op amp configurations, what happens to the op amp inputs and whether or not the op amp must have rail-to-rail inputs.

The circuit of Figure 3 shows an extreme example of the inverting case. The input voltage at the 100k resistor can swing $\pm 13.5V$ and the LT6020 will output an inverted,

APPLICATIONS INFORMATION




Figure 2. Some Op Amp Configurations Do Not Require Rail-to-Rail Inputs to Achieve Rail-to-Rail Outputs




Figure 3. Extreme Inverting Case: Circuit Operates Properly with Input Voltage Swing Well Outside Op Amp Supply Rails

divided-by-ten version of the input voltage. The output accuracy is limited by the resistors to 0.2%. Output referred, this error becomes 2.7mV. The 30μ V input offset voltage contribution, plus the additional error due to input bias current times the ~10k effective source impedance, contribute only negligibly to error.

Phase Inversion

The LT6020 input stage is limited to operating between V⁻ + 1.2V and V⁺ – 1.4V. Exceeding this common mode range will cause the open loop gain to drop significantly. For a unity gain amplifier, the output roughly tracks the input well beyond

the specified input voltage range as shown in Figure 4. However the open loop gain is significantly reduced. While the output roughly tracks the input, the reduction in open loop gain degrades the accuracy of the LT6020 in this region. Exceeding the input common mode range also causes a significant increase in input bias current as shown in Figure 5. The output of the LT6020 is guaranteed over the specified temperature range not to phase invert as long as the input voltage does not exceed the supply voltage.

Preserving Input Precision

Preserving the input accuracy of the LT6020 requires that the application circuit and PC board layout do not





Figure 4. No Phase Inversion



LT6020/LT6020-1

APPLICATIONS INFORMATION



introduce errors comparable to or greater than the offset of the amplifiers. Temperature differentials across the input connections can generate thermocouple voltages of tens of microvolts so the connections of the input leads should be short, close together and away from heat dissipating components. Air currents across the board can also generate temperature differentials.

As is the case with all amplifiers, a change in load current changes the finite open loop gain. Increased load current reduces the open loop gain as seen in the Typical Performance Characteristics section. This results in a change in input offset voltage. Under large signal conditions with load currents of ± 2 mA the effective change in input error is just tens of microvolts. In precision applications it is important to consider amplifier loading when selecting feedback resistor values as well as the loads on the device.

Feedback Components

Care must be taken to ensure that the pole formed by the feedback resistors and the parasitic capacitance at the inverting input does not degrade stability. For example, in a gain of +2 configuration, with 100k feedback resistors and a poorly designed circuit board layout with parasitic capacitance of 10pF (amplifier + PC board) at the amplifier's inverting input will cause the amplifier to have poor phase margin due to a pole formed at 320kHz. An additional capacitor of 10pF across the feedback resistor as shown in Figure 6 will eliminate any ringing or oscillation.




Figure 6. Stability with Parasitic Input Capacitance

Capacitive Loads

The LT6020 can drive capacitive loads up to 100pF in unity gain. The capacitive load driving capability increases as the amplifier is used in higher gain configurations. A small series resistance between the output and the load will further increase the amount of capacitance that the amplifier can drive.

Shutdown Operation (LT6020-1)

The LT6020-1 shutdown function has been designed to be easily controlled from single supply logic or microcontollers. To enable the LT6020-1 when $V_{DGND} = 0V$ the enable pin must be driven above 1.7V. Conversely, to enter the low power shutdown mode the enable pin must be driven below 0.8V. In a ±15V dual supply application where $V_{DGND} = -15V$, the enable pin must be driven above ~ -13.3V to enable the LT6020-1. If the enable pin is driven below -14.2V the LT6020-1 enters the low power shutdown mode. Note that to enable the LT6020-1 the enable pin voltage can range from -13.3V to 15V whereas to disable the LT6020-1 the enable pin can range from -15V to -14.2V. Figure 7 shows examples of enable pin control. While in shutdown, the outputs of the LT6020-1 are high impedance.


The LT6020-1 is typically capable of coming out of shutdown within 100µs. This is useful in power sensitive applications where duty cycled operation is employed such as wireless mesh networks. In these applications the system is in low power mode the majority of the time, but then needs to wake up quickly and settle for an acquisition before being powered back down to save power.






LT6020/LT6020-1

APPLICATIONS INFORMATION






TYPICAL APPLICATIONS



High Open-Loop Gain Composite Amplifier


Parallel Amplifiers Achieves $32nV/\sqrt{Hz}$ Noise, Doubles Output Drive and Lowers Offset





PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



DD Package 8-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1698 Rev C

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION


ON TOP AND BOTTOM OF PACKAGE





PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.




. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION TOP AND BOTTOM OF PACKAGE



PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



MS8 Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660 Rev G)

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
А	04/14	Added MS8 package version.	All




TYPICAL APPLICATION


Gain of 11 Instrumentation Amplifier




±13.6V Input Range MUX Buffer



Improved Load Drive Capability



MUX Buffer Response, 12V Step



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC6256	6.5MHz, 65µA RRIO Op Amp	V _{0S} : 350μV, GBW: 6.5MHz, SR: 1.8V/μs, e _n : 20nV/√Hz, I _S : 65μA
LT1352	3MHz. 200V/µs Op Amp	V _{0S} : 600μV, GBW: 3MHz, SR: 200V/μs, e _n : 14nV/√Hz, I _S : 330μA
LT1492	5MHz, 3V/µs Op Amp	V _{0S} : 180μV, GBW: 5MHz, SR: 3V/μs, e _n : 16.5nV/√Hz, I _S : 550μA
LTC5800	SmartMesh [®] Wireless Sensor Network I _C	Wireless Mesh Networks
LT5400	Quad Matched Resistor Network	0.01% Matching

