## FEATURES

Bandwidth: >400 MHz
Low insertion loss and on resistance: $2.2 \Omega$ typical
On resistance flatness: $0.3 \Omega$ typical
Single 3 V/5 V supply operation
Very low distortion: <0.3\%
Low quiescent supply current: 1 nA typical
Fast switching times
$t_{\text {ON }}=6 \mathrm{~ns}$
$\mathrm{t}_{\mathrm{ofF}}=3 \mathrm{~ns}$

TTL-/CMOS-compatible
Pb-free packages
16-lead QSSOP
16-lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ body LFCSP

## GENERAL DESCRIPTION

The ADG774A is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet offers high switching speed and low on resistance. The on resistance variation is typically less than $0.5 \Omega$ over the input signal range.
The bandwidth of the ADG774A is typically 400 MHz and this, coupled with low distortion (typically $0.3 \%$ ), makes the part suitable for switching of high speed data signals.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion. CMOS construction ensures ultralow power dissipation.
The ADG774A operates from a single $3.3 \mathrm{~V} / 5 \mathrm{~V}$ supply and is TTL logic-compatible. The control logic for each switch is shown in the truth table (see Table 5).

## FUNCTIONAL BLOCK DIAGRAM



These switches conduct equally well in both directions when on. In the off condition, signal levels up to the supplies are blocked. The ADG774A switches exhibit break-before-make switching action.

## PRODUCT HIGHLIGHTS

1. Wide bandwidth data rates of $>400 \mathrm{MHz}$.
2. Ultralow power dissipation.
3. Low leakage over temperature.
4. Break-before-make switching prevents channel shorting when the switches are configured as a multiplexer.
5. Crosstalk is typically $-70 \mathrm{~dB} @ 10 \mathrm{MHz}$.
6. Off isolation is typically $-65 \mathrm{~dB} @ 10 \mathrm{MHz}$.
7. Available in compact $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP.

Rev. C

## ADG774A* Product Page Quick Links

Last Content Update: 11/01/2016

## Comparable Parts $\square$

View a parametric search of comparable parts

## Evaluation Kits

- ADSP-SC584 Evaluation Hardware for the ADSP-SC58x/ ADSP-2158x SHARC Family (349-ball CSPBGA)
- ADSP-SC589 Evaluation Hardware for the ADSP-SC58x/ ADSP-2158x SHARC Family (529-ball CSPBGA)


## Documentation

## Application Notes

- AN-1024: How to Calculate the Settling Time and Sampling Rate of a Multiplexer
- AN-944: Signal Bandwidth vs. Resolution for Analog Video
- AN-945: System Bandwidth vs. Resolution for Analog Video

Data Sheet

- ADG774A: Low Voltage, 400 MHz , Quad 2:1 Mux with 3 ns Switching Time Data Sheet


## Reference Materials 모

Product Selection Guide

- Switches and Multiplexers Product Selection Guide

Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones


## Design Resources $\square$

- ADG774A Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## Discussions

View all ADG774A EngineerZone Discussions

## Sample and Buy

Visit the product page to see pricing options

## Technical Support

Submit a technical question or find your regional support number

[^0]
## TABLE OF CONTENTS

Features ..... 1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
Single Supply ..... 3
Absolute Maximum Ratings .....  5
REVISION HISTORY
4/16-Rev. B to Rev. C
Changed CP-16-3 to CP-16-27
$\qquad$
Changes to Figure 3 and Table 4Throughout
6Updated Outline Dimensions
13
Changes to Ordering Guide ..... 13
8/06-Rev. A to Rev. B
Updated Format ..... Universal
Added LFCSP Model ..... Universal
Added Lead-Free Models ..... Universal
Changes to Table 3 ..... 5
Updated Outline Dimensions ..... 13
Changes to Ordering Guide ..... 13
4/03-Rev. 0 to Rev. A
Changes to TPCs 9-11 ..... 5
Updated Outline Dimensions ..... 8
ESD Caution ..... 5
Pin Configurations and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Test Circuits .....  9
Terminology ..... 11
Application Circuits ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13

## 7/01—Revision 0: Initial Version

## SPECIFICATIONS

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1}$
Table 1.

| Parameter | B Version |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |
| ANALOG SWITCH |  |  |  |  |
| Analog Signal Range | 2.2 | 0 to 2.5 | V | $\mathrm{V}=0 \mathrm{~V}$ to 1 V I $=-10 \mathrm{~mA}$ |
| On Resistance, Ron |  |  | $\Omega$ typ |  |
|  | 3.5 | 4 | $\Omega$ max |  |
| On Resistance Match Between Channels, $\Delta$ Ron | 0.15 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ to $1 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  |  | 0.5 | $\Omega$ max | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ to $1 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
| On Resistance Flatness, RFLat(on) | 0.3 |  | $\Omega$ typ |  |
|  |  | 0.6 | $\Omega$ max |  |
| LEAKAGE CURRENTS |  |  |  |  |
| Source Off Leakage, Is (OFF) | $\pm 0.001$ |  | nA typ nA max | $\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 3 \mathrm{~V}$, see Figure 17 |
|  | $\pm 0.1$ | $\pm 0.25$ |  |  |
| Drain Off Leakage, ID (OFF) | $\pm 0.001$ |  | nA typ | $V_{D}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{S}=1 \mathrm{~V} / 3 \mathrm{~V}$, see Figure 17 |
|  | $\pm 0.1$ | $\pm 0.25$ | nA max |  |
| Channel On Leakage, Id, Is (ON) | $\pm 0.001$ |  | nA typ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}$, see Figure 18 |
|  | $\pm 0.1$ | $\pm 0.25$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |
| Input High Voltage, $\mathrm{V}_{\text {INH }}$ | 2.4 |  | $V$ min | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| Input Low Voltage, VINL | 0.8 |  | $\checkmark$ max |  |
| Input Current |  |  |  |  |
| linl or $\mathrm{linh}^{\text {a }}$ | 0.001 |  | $\mu \mathrm{A}$ typ |  |
|  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{ClN}_{\text {IN }}$ |  | 3 | pF typ |  |
| DYNAMIC CHARACTERISTICS² |  |  |  |  |
| ton, ton ( $\overline{\mathrm{EN}}$ ) |  | 6 | ns typ | $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{S}=2 \mathrm{~V}$, see Figure 22 |
|  |  | 12 | ns max |  |
| $\mathrm{toffr}^{\text {, }}$ toff ( $\overline{\mathrm{EN}}$ ) |  | 3 | ns typ | $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{S}=2 \mathrm{~V}$, see Figure 22 |
|  |  | 6 | ns max |  |
| Break-Before-Make Time Delay, $t_{\text {D }}$ |  | 3 | ns typ | $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}^{\text {S2 }}$ = $=2 \mathrm{~V}$, see Figure 23 |
|  |  | 1 | ns min |  |
| Off Isolation |  | -65 | dB typ | $f=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, see Figure 20 |
| Channel-to-Channel Crosstalk |  | -70 | dB typ | $f=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, see Figure 21 |
| Bandwidth -3 dB |  | 400 | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega$, see Figure 19 |
| Distortion |  | 0.3 | \% typ | $\mathrm{RL}=100 \Omega$ |
| Charge Injection |  | 6 | pC typ | $C_{L}=1 \mathrm{nF}$, see Figure $24, \mathrm{~V}_{S}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {s ( }}$ OFF) |  | 5 | pF typ |  |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) |  | 7.5 | pF typ |  |
| $\mathrm{C}_{\mathrm{D},} \mathrm{C}_{\text {S }}(\mathrm{ON})$ | 12 |  | pF typ |  |
| POWER REQUIREMENTS |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  |  |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| IDD |  | 1 | $\mu \mathrm{A}$ max |  |
|  | 0.001 |  | $\mu \mathrm{A}$ typ |  |

[^1]$\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1}$
Table 2.

| Parameter | B Version |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  |
| ANALOG SWITCH |  |  |  |  |
| Analog Signal Range | 4 | 0 to 1.5 | V |  |
| On Resistance, Ron |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ to $1 \mathrm{~V} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  | 6 | 7 | $\Omega$ max |  |
| On Resistance Match Between Channels, $\Delta$ Ron | 0.15 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ to $1 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  |  | 0.5 | $\Omega$ max |  |
| On Resistance Flatness, Rflat(on) | 1.5 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ to $1 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  |  | 3 | $\Omega$ max |  |
| LEAKAGE CURRENTS |  |  |  |  |
| Source Off Leakage, Is (OFF) | $\pm 0.001$ |  | nA typ nA max | $\mathrm{V}_{\mathrm{D}}=2 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 2 \mathrm{~V}$, see Figure 17 |
|  | $\pm 0.1$ | $\pm 0.25$ |  |  |
| Drain Off Leakage, ID (OFF) | $\pm 0.001$ |  | nA typ | $\mathrm{V}_{\mathrm{D}}=2 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 2 \mathrm{~V}$, see Figure 17 |
|  | $\pm 0.1$ | $\pm 0.25$ | nA max |  |
| Channel On Leakage, $\mathrm{ld}_{0}, \mathrm{Is}_{( }(\mathrm{ON})$ | $\pm 0.001$ |  | nA typ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} / 1 \mathrm{~V}$, see Figure 18 |
|  | $\pm 0.1$ | $\pm 0.25$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |
| Input High Voltage, V ${ }_{\text {INH }}$ | 2.0 |  | V min | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| Input Low Voltage, VINL | 0.4 |  | $V$ max |  |
| Input Current |  |  |  |  |
| linc or linh | 0.001 |  | $\mu \mathrm{A}$ typ |  |
|  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{Cl}_{\text {IN }}$ |  | 3 | pF typ |  |
| DYNAMIC CHARACTERISTICS² |  |  |  |  |
| $\text { ton, } t_{0 N}(\overline{\mathrm{EN}})$ | 7 |  | ns typ | $C_{L}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{S}=1.5 \mathrm{~V}$, see Figure 22 |
| $\mathrm{t}_{\text {OFF }}$, $\mathrm{t}_{\text {FFF }}(\overline{\mathrm{EN}})$ | 14 |  | ns max | $C_{L}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{S}=1.5 \mathrm{~V}$, see Figure 22 |
|  |  | 4 | ns typ |  |
| Break-Before-Make Time Delay, $\mathrm{t}_{\text {D }}$ | 8 |  | ns max |  |
|  | 3 |  | ns typ | $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{S 1}=\mathrm{V}_{S 2}=1.5 \mathrm{~V}$, see Figure 23 |
|  |  | 1 | ns min |  |
| Off Isolation | -65 |  |  | $\mathrm{f}=10 \mathrm{MHz}, \mathrm{RL}_{\mathrm{L}}=50 \Omega$ |
| Channel-to-Channel Crosstalk | -70 |  | dB typ | $f=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, see Figure 21 |
| Bandwidth -3 dB | 400 |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega$, see Figure 19 |
| Distortion | 1.5 |  | \% typ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |
| Charge Injection | 4 |  | pC typ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$, see Figure $24, \mathrm{~V}_{S}=0 \mathrm{~V}$ |
| $\mathrm{C}_{5}$ (OFF) | 5 |  | pF typ |  |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | 7.5 |  | pF typ |  |
| $\mathrm{C}_{\mathrm{d},} \mathrm{Cs}^{(\mathrm{ON})}$ | 12 |  | pF typ |  |
| POWER REQUIREMENTSIDD | $0.001 \quad 1$ |  | $\mu \mathrm{A}$ max $\mu A$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

[^2]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameters | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 V to +6 V |
| Analog, Digital Inputs ${ }^{1}$ | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ or 30 mA, |
|  | whichever occurs first |
| Continuous Current, S or D | 100 mA |
| Peak Current, S or D | 300 mA (pulsed at 1 ms, |
|  | $10 \%$ duty cycle max) |
| Operating Temperature Range |  |
| $\quad$ Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| $\quad$ 16-Lead QSSOP | $105.44^{\circ} \mathrm{C} / \mathrm{W}^{2}$ |
| $\quad$ 16-Lead LFCSP (3 mm $\times 3 \mathrm{~mm})$ | $48.7^{\circ} \mathrm{C} / \mathrm{W}^{2}$ |
| Lead Temperature Soldering |  |
| $\quad$ Vapor Phase ( 60 sec) | $215^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| Reflow Soldering (Pb-free) |  |
| $\quad$ Peak Temperature | $260^{\circ} \mathrm{C}\left(+0^{\circ} \mathrm{C} /-5^{\circ} \mathrm{C}\right)$ |
| $\quad$ Time at Peak Temperature | 10 sec to 40 sec |

${ }^{1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.
${ }^{2}$ Measured with the device soldered on a four-layer board.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. QSOP Pin Configuration


Figure 3. LFCSP Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| QSOP | LFCSP | Mnemonic | Function |
| 1 | 15 | IN | Logic Control Input. |
| 2 | 16 | S1A | Source Terminal 1A. May be an input or output. |
| 3 | 1 | S1B | Source Terminal 1B May be an input or output. |
| 4 | 2 | D1 | Drain Terminal D1. May be an input or output. |
| 5 | 3 | S2A | Source Terminal 2A. May be an input or output. |
| 6 | 4 | S2B | Source Terminal 2B. May be an input or output. |
| 7 | 5 | D2 | Drain Terminal D2. May be an input or output. |
| 8 | 7 | GND | Ground (0 V) Reference. |
| 9 | 9 | D3 | Drain Terminal D3. May be an input or output. |
| 10 | 10 | S3B | Source Terminal 3B. May be an input or output. |
| 11 | 11 | S4 | Source Terminal 3A. May be an input or output. |
| 12 | 12 | S4B | Drain Terminal D4. May be an input or output. |
| 13 | 13 | S4A | Source Terminal 4B. May be an input or output. |
| 14 | 14 | SN | Source Terminal 4A. May be an input or output. |
| 15 |  | VDD | Most Positive Power Supply Potential. |
| 16 |  | EPAD | Exposed Pad. The exposed pad must be tied to GND. |
| Not applicable | 17 |  |  |

Table 5. Truth Table

| $\overline{\mathbf{E N}}$ | IN | D1 | D2 | D3 | D4 | Function |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | $X$ | Hi-Z | Hi-Z | Hi-Z | Hi-Z | DISABLE |
| 0 | 0 | S1A | S2A | S3A | S4A | IN $=0$ |
| 0 | 1 | S1B | S2B | S3B | S4B | IN =1 |

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 4. On Resistance as a Function of Drain ( $V_{D}$ ) or Source $\left(V_{S}\right)$ Voltage for $V_{D D}=5 \mathrm{~V} \pm 10 \%$


Figure 5. On Resistance as a Function of Drain ( $V_{D}$ ) or Source $\left(V_{s}\right)$ Voltage for $V_{D D}=3 \mathrm{~V} \pm 10 \%$


Figure 6. On Resistance as a Function of Drain ( $V_{D}$ ) or Source ( $V_{S}$ ) Voltage for Different Temperatures with 5 V Single Supplies


Figure 7. On Resistance as a Function of Drain $\left(V_{D}\right)$ or Source $\left(V_{S}\right)$ Voltage for Different Temperatures with 3 V Single Supplies


Figure 8. Leakage Current as a Function of Drain (VD) or Source (Vs) Voltage for $V_{D D}=5 \mathrm{~V}$


Figure 9. Leakage Current as a Function of Drain $\left(V_{D}\right)$ or Source $\left(V_{S}\right)$ Voltage for $V_{D D}=3 \mathrm{~V}$


Figure 10. Leakage Current as a Function of Temperature, $V_{D D}=5 \mathrm{~V}$


Figure 11. Leakage Current as a Function of Temperature, $V_{D D}=3 \mathrm{~V}$


Figure 12. Off Isolation vs. Frequency


Figure 13. Crosstalk vs. Frequency


Figure 14. Bandwidth


Figure 15. Charge Injection vs. Source Voltage

## TEST CIRCUITS



Figure 16. On Resistance
Figure 19. Bandwidth



Figure 18. On Leakage


Figure 21. Channel-to-Channel Crosstalk


Figure 22. Switching Times


Figure 23. Break-Before-Make Time Delay


Figure 24. Charge Injection

## TERMINOLOGY

## $V_{\text {DD }}$

Most positive power supply potential.
GND
Ground (0 V) reference.
S
Source terminal. May be an input or output.
D
Drain terminal. May be an input or output.
IN
Logic control input.

## $\overline{\text { EN }}$

Logic control input.
Ron
Ohmic resistance between D and S .

## $\Delta \mathbf{R o n}_{\text {on }}$

On resistance match between any two channels, that is, Ron max - Ron min.

## $\mathbf{R}_{\text {flat(on) }}$

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
$I_{s}$ (OFF)
Source leakage current with the switch off.

## $\mathrm{I}_{\mathrm{D}}$ (OFF)

Drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{ON})$
Channel leakage current with the switch on.
$\mathrm{V}_{\mathrm{D}}$ (Vs)
Analog voltage on the D and S terminals.
Cs (OFF)
Off switch source capacitance.
$\mathrm{C}_{\mathrm{D}}$ (OFF)
Off switch drain capacitance.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}(\mathrm{ON})$
On switch capacitance.
$\mathrm{t}_{\mathrm{ON}}$
Delay between applying the digital control input and the output switching on. See Figure 22.
$t_{\text {off }}$
Delay between applying the digital control input and the output switching off.
t ${ }^{0}$
Off time or on time measured between the $80 \%$ points of both switches when switching from one address state to another. See Figure 23.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another because of parasitic capacitance.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Bandwidth

Frequency response of the switch in the on state measured at 3 dB down.

## Distortion

$\mathrm{R}_{\text {flat(on) }} / \mathrm{R}_{\mathrm{L}}$

## APPLICATION CIRCUITS




Figure 26. Loop Back


Figure 27. Line Termination


Figure 28. Line Clamp

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 29. 16-Lead Shrink Small Outline Package [QSOP]
(RQ-16)
Dimensions shown in inches and (millimeters)


COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.
Figure 30. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-16-27)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG774ABRQ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Shrink Small Outline Package [QSOP] | RQ-16 |
| ADG774ABRQZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Shrink Small Outline Package [QSOP] | RQ-16 |
| ADG774ABRQZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Shrink Small Outline Package [QSOP] | RQ-16 |
| ADG774ABRQZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Shrink Small Outline Package [QSOP] | RQ-16 |
| ADG774ABCPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | $\mathrm{CP}-16-27$ |
| ADG774ABCPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-27 |

[^3]
## NOTES


[^0]:    * This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

[^1]:    ${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^2]:    ${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^3]:    ${ }^{1} Z=$ RoHS Compliant Part.

