FEATURES
"Clickless" Bilateral Audio Switching
Four SPST Switches in a 20-Pin Package
Ultralow THD+N: 0.0008\% @ 1 kHz (2 V rms, $R_{L}=100 \mathrm{k} \Omega$ )
Low Charge Injection: 35 pC typ
High OFF Isolation: -100 dB typ ( $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ @ 1 kHz )
Low Crosstalk: -94 dB typ ( $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ @ 1 kHz )
Low ON Resistance: $28 \Omega$ typ
Low Supply Current: $900 \mu \mathrm{~A}$ typ
Single or Dual Supply Operation: +11 V to +24 V or $\pm 5.5 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$
Guaranteed Break-Before-Make
TTL and CMOS Compatible Logic Inputs
Low Cost-Per-Switch

## GENERAL DESCRIPTION

The SSM 2404 integrates four SPST analog switches in a single 20-pin package. D eveloped specifically for high performance audio applications, distortion and noise are negligible over the full operating range of 20 Hz to 20 kHz . With very low charge injection of 35 pC , "clickless" audio switching is possible, even under the most demanding conditions.
Switch control is realized by conventional TTL or CMOS logic. Guaranteed "break-before-make" operation assures that all switches in a large system will open before any switch reaches the ON state.

Single or dual supply operation is possible. Additional features include-100 dB OFF isolation, -94 dB crosstalk and $28 \Omega \mathrm{ON}$ resistance. Optional current-mode switching permits an extended signal-handling range. Although optimized for large load impedances, the SSM 2404 maintains good audio performance even under low load impedance conditions.

BLOCK DIAGRAM OF ONE SWITCH CHANNEL


PIN CONNECTIONS
Epoxy Mini-DIP (P Suffix)
and SOIC (S Suffix)


REV. B

[^0]( $\mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.
Typical specifications apply at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AUDIO PERFORMANCE <br> T otal H armonic D istortion Plus N oise <br> Spectral N oise D ensity Wideband Noise D ensity | $\begin{aligned} & \text { THD }+N \\ & e_{n} \\ & e_{n} p-p \end{aligned}$ | $\begin{aligned} & @ 1 \mathrm{kHz} \text {, with } 80 \mathrm{kHz} \text { Filter, } \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V} \mathrm{rms} \\ & 20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \\ & 20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.0008 \\ & 0.8 \\ & 0.6 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$ p-p |
| ANALOG SIGNAL SECTION <br> Analog Voltage Range <br> Analog Current Range <br> ON Resistance <br> $R_{\text {ON }} M$ atching <br> ON Leakage Current <br> OFF Leakage Current <br> C harge Injection <br> ON-State Input C apacitance <br> OFF-State Input C apacitance <br> OFF Isolation <br> Channel-to-C hannel Crosstalk | $V_{A}$ <br> $I_{A}$ <br> $\mathrm{R}_{\mathrm{ON}}$ <br> $\mathrm{R}_{\text {ON }} \mathrm{M}$ atch <br> $\mathrm{I}_{\mathrm{S}(\mathrm{ON})}$ <br> $I_{\text {S(OFF) }}$ <br> Q <br> Con <br> Coff <br> $\mathrm{I}_{\text {SO(OFF) }}$ <br> $\mathrm{C}_{\mathrm{T}}$ | $\begin{aligned} & \mathrm{V}_{\text {INH }}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}= \pm 2 \mathrm{~mA} \\ & \mathrm{~V}_{\text {INH }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{A}}= \pm 10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{A}}= \pm 10 \mathrm{~V} \mathrm{dc} \\ & \mathrm{I}_{\mathrm{A}}= \pm 10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V} \mathrm{rms} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V} \mathrm{rms} \\ & \mathrm{~V}_{\mathrm{A}}=50 \mathrm{mV} \mathrm{rms}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{A}}=50 \mathrm{mV} \mathrm{rms}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | -20 -20 | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & 28 \\ & 1 \\ & 0.1 \\ & 0.1 \\ & 35 \\ & 31 \\ & 17 \\ & -100 \\ & -94 \end{aligned}$ | $\begin{aligned} & 45 \\ & +20 \\ & +20 \end{aligned}$ | V <br> mA <br> $\Omega$ <br> \% <br> nA <br> nA <br> pC <br> pF <br> pF <br> dB <br> dB |
| CONTROL SECTION <br> Digital Input High <br> Digital Input Low <br> Turn-On Time ${ }^{1}$ <br> Turn-Off Time ${ }^{2}$ <br> Break-Before-M ake Time D elay <br> L ogic Input C urrent <br> Logic HI <br> Logic LO | $V_{\text {INH }}$ <br> $\mathrm{V}_{\text {INL }}$ <br> $t_{0 N}$ <br> $t_{\text {OFF }}$ <br> $\mathrm{t}_{\mathrm{ON}}-\mathrm{t}_{\mathrm{OFF}}$ | $D G N D=0 V$ <br> DGND $=0 \mathrm{~V}$ <br> See T est Circuit <br> See T est Circuit $\begin{aligned} & \mathrm{V}_{\mathrm{INH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V} \end{aligned}$ | $2.4$ $0$ $\begin{aligned} & -1000 \\ & -1000 \end{aligned}$ | $\begin{aligned} & 8 \\ & 5 \\ & 3 \\ & \\ & 1.3 \\ & 1.0 \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}$ <br> 0.8 <br> 50 <br> 30 <br> 20 $+1000$ $+1000$ | V <br> V <br> ms <br> ms <br> ms <br> nA <br> nA |
| POWER SUPPLY Supply Voltage Range Positive Supply Current N egative Supply Current Ground Current | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} \\ & \mathrm{I}_{\mathrm{SY}+} \\ & \mathrm{I}_{\mathrm{SY}-} \end{aligned}$ | Single Supply <br> Dual Supply <br> All C hannels On <br> All C hannels On <br> All C hannels On | $\begin{aligned} & +11 \\ & \pm 5.5 \\ & \\ & -1.5 \\ & -2.0 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & -0.6 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & +24 \\ & \pm 12 \\ & 5 \end{aligned}$ | V <br> V <br> mA <br> mA <br> mA |

NOTES
${ }^{1}$ T urn-on time is measured from the time the logic input reaches the $50 \%$ point to the time the output reaches $50 \%$ of the final value.
${ }^{2}$ T urn-off time is measured from the time the logic input reaches the $50 \%$ point to the time the output reaches $50 \%$ of the initial value.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage |  |
| :---: | :---: |
| Single Supply | +27 V |
| Dual Supply | $\pm 13.5$ V |
| Analog Input Voltage ( $\mathrm{V}_{\mathrm{A}}$ ) | $\mathrm{V}_{5}$ |
| Logic Input Voltage ( $\mathrm{V}_{\text {INL/NH }}$ ) | $V_{S}$ |
| M aximum Current T hrough Any Switch | 20 mA |
| O perating T emperature R ange | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature R ange | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction T emperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+150^{\circ} \mathrm{C}$ |
| Lead T emperature (Soldering, 60 sec ) | $+300^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{1}$ |  |
| 20-Pin Plastic DIP (P): $\theta_{\mathrm{JA}}=74, \theta_{\mathrm{JC}}=32$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $20-\mathrm{Pin} \mathrm{SOIC} \mathrm{(S):} \theta_{\mathrm{JA}}=90, \theta_{\mathrm{JC}}=27$. | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| NOTE |  |
| ${ }^{1} \theta_{\text {JA }}$ is specified for worst case mounting conditions, i.e., in socket for P-DIP package. | is specified for device |

ORDERING GUIDE

| Model | Operating <br> Temperature <br> Range | Package | Package <br> Option* |
| :--- | :--- | :--- | :--- |
| SSM 2404P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Pin Plastic DIP | N-20 <br> R-20 |
| SSM 2404S | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Pin SOIC |  |

[^1]

OFF Isolation Test Circuit

$t_{\text {ON }} / t_{\text {OFF }}$ Timing Diagram


Test Circuit for $t_{\text {ON }} / t_{\text {OFF }}$ Timing Specification, $t_{\text {ON }} / t_{\text {OFF }}$ Switching Response, and ON/OFF Transition Photos


Figure 1. $T H D+N$ vs. Frequency $\left(V_{S}= \pm 12 V\right.$, $V_{A}=2 \mathrm{~V}$ rms, with 80 kHz Filter)


Figure 2. Headroom ( $V_{S}= \pm 12 \mathrm{~V}, f=1 \mathrm{kHz}$, with 80 kHz Filter)


Figure 3. $T H D+N$ vs. Load $\left(V_{S}= \pm 12 V, V_{A}=2 \mathrm{Vrms}\right.$, $f=1 \mathrm{kHz}$, with 80 kHz Filter)


Figure 4. $T H D+N$ vs. Supply Voltage $\left(V_{A}=2 \mathrm{~V} r m s\right.$, $f=1 \mathrm{kHz}, R_{L}=100 \mathrm{k} \Omega$, with 80 kHz Filter)


Figure 5. Frequency Response ( $V_{S}= \pm 12 \mathrm{~V}$, $V_{A}=1 \mathrm{Vrms}, R_{L}=100 \mathrm{k} \Omega$ )


Figure 6. SSM2404 Spectral Noise Density en [5 Devices (20 Switches) Chained Together]


Figure 7. Square Wave Response ( $T_{A}=+25^{\circ} \mathrm{C}$, $\left.V_{S}= \pm 12 \mathrm{~V}, R_{L}=100 \mathrm{k} \Omega, f=20 \mathrm{kHz}\right)$


Figure 8. Output Voltage Swing vs. Load Resistance


Figure 9. Output Voltage Swing vs. Supply Voltage


Figure 10. OFF-Isolation vs. Frequency


Figure 11. Channel-to-Channel Crosstalk vs. Frequency (Worst Case Conditions, as Measured Between Switches 1 and 4, or 2 and 3)


Figure 12. ON Resistance vs. Analog Voltage


Figure 13. Overvoltage Characteristics


Figure 14. Leakage Current vs. Analog Voltage


Figure 15. Switching Time vs. Temperature


Figure 16. Supply Current vs. Temperature


Figure 17. $t_{O N} / t_{\text {OFF }}$ Switching Response


Figure 18. Switch OFF-to-ON Transition $\left(R_{L}=5 k \Omega\right)$


Figure 19. Switch ON-to-OFF Transition $\left(R_{L}=5 \mathrm{k} \Omega\right)$

## APPLICATIONS INFORMATION

The SSM 2404 integrates four analog CM OS switches with guaranteed "break-before-make" operation to provide high quality audio switching. Each switch has complementary N -channel and P-channel M OSFETs to allow the analog input voltage range to include the positive and negative rails and improve linearity. In addition, the topology permits fully bilateral switching. When using the SSM 2404 there is full flexibility in configuring the switches. For example, they can be used individually as shown in Figure 20, or as a double-pole, double-throw (DPDT) switch, which is explained later. The

SSM 2404 can also be configured as a 4:1 multiplexer, or by using additional packages, as $8: 1$ or 16:1 and up. The break-before-make feature is guaranteed from part to part allowing such multiple-package applications.
As Figure 20 shows, the SSM 2404 is easy to use, and no additional devices are needed. The load resistors are recommended for improved OFF-isolation and charge injection. The ON resistance of the switch is only $28 \Omega$ typically, which causes very little signal attenuation even with a load resistor.


Figure 20. Basic Circuit Configuration

## OPTIMIZING PERFORMANCE

As the performance curves show, the switch is optimized for high impedance loads. The distortion performance is at its best when the switch has a load impedance of $100 \mathrm{k} \Omega$ or greater as shown in Figure 1. H owever, even at lower values of load resistances, the 1 kHz distortion performance is still excellent, $0.006 \%$ for a $10 \mathrm{k} \Omega$ load. The main trade-off with THD is OFF-isolation and crosstalk. This is shown in Figures 10 and 11, again with two different load conditions. As these graphs show, the $10 \mathrm{k} \Omega$ load yields approximately a 16 dB improvement in both characteristics.
Thus, the optimum operating point depends on the most critical parameters. When THD is critical then high load impedances should be used; however, when crosstalk and OFFisolation are critical, lower impedances on the order of $10 \mathrm{k} \Omega$ should be used. An additional benefit of using the smaller load resistor is that any charge injected onto the output will be shunted to ground through the resistor. If improved OFF isolation is needed, the SSM 2404 dual audio switch should be considered with its excellent 120 dB OFF-isolation at 20 kHz .
It is important that all of the AGND pins be connected to the system analog ground. These pins isolate the input and output of each switch. Without connecting these pins, the OFF isolation will degrade significantly.

## DETAILED SWITCH OPERATION

A simplified circuit schematic with the functional sections is shown in Figure 21. The TTL interface has an internally regulated 5 V to ensure TTL logic levels regardless of the supply voltage. The logic threshold is with respect to the DGND pin, which can be offset. For example, if DGND is connected to the negative supply, then the SSM 2404 will operate with negative rail logic. The interface shifts the control logic down to the negative supply and inverts it to drive N 1.


Figure 21. Simplified Schematic
N 1 in combination with C1 and the 100 nA current source provides the break-before-make operation of the switch. When the switch is on, N 1 is off and C1 is charged up to the positive rail. However, when the SW CON TROL is turned off, then the gate of N 1 is pulled high. This turns N 1 on, providing a low impedance path to quickly discharge C1 to the negative rail, which quickly "breaks" the switch. On the other hand, when the SW CONTROL goes high again, the gate of N 1 is pulled low, turning it off. This leaves C 1 to be slowly charged up to the positive rail by the 100 nA current source. The difference in the discharge and charging times ensures break-before-make operation, even from device to device.
The voltage on C1 is inverted by P1 to drive the ramp generator differential pair, consisting of P2, P3 and N 2, N 3 . This differential pair steers the 100 nA of tail current to either charge or discharge C 2. As discussed above, when the switch is on, C1 is charged up to the positive rail. P1 inverts this, putting a low voltage equivalent to the negative supply on the gate of P2. T he BIAS voltage is approximately equal to the midpoint of the two supply voltages. Thus, when P 2 is pulled down, it is turned on and P3 is off. All of the 100 nA flows through N 2 and is mirrored by N 3. Thus, the 100 nA discharges C 2 through N 3 . When C2 is pulled low, the inverter turns N 4 on by pulling its gate high, and the second inverter turns P4 on. To turn the switch off the gate of P 2 is pulled above the BIAS so that all 100 nA charges C 2 through P3. T his is then inverted to turn off N 4 and P 4 .
The internal ramp has rise and fall times on the order of a few milliseconds which is sped up by the inverters. As the gate
voltages of N 4 and P 4 are changing, the ON resistance of each switch is ramping from its OFF state to $28 \Omega$ and vice versa. The actual rise and fall times are shown in Figures 18 and 19 for a $5 \mathrm{k} \Omega$ load. These times are significantly slower than typical switches, minimizing the SSM 2404's charge injection and giving it "clickless" performance.

## DOUBLE-POLE DOUBLE-THROW SWITCH

The SSM 2404 is ideal as a one-chip solution for a stereo switch. T he schematic in Figure 22 shows the typical configuration. This circuit will select one of two stereo sources, channel A or B. The switch controls for the left and right input of each channel are tied together so that both will be turned on or off simultaneously. An inverter is inserted between the channel A and $B$ controls so that only one logic signal is needed. The outputs can be configured many different ways, such as an inverting or noninverting amplifier stage, and the $10 \mathrm{k} \Omega$ load resistors are added to improve the OFF-isolation. T he performance of this stereo switch is equivalent to each individual switch, yielding a high quality audio switch that is virtually transparent to the signal.


Figure 22. Double-Pole, Double-Throw Stereo Switch

## VIRTUAL GROUND SWITCHING

The SSM 2404 was built on a CM OS process with a 24 V operating limit for the total supply voltage across the part. T his leads to a corresponding limit on the analog voltage range. H owever, to achieve larger signal swings, the SSM 2404 should be configured in the virtual ground mode. As shown in Figure 23, the output of the SSM 2404 is connected to the inverting input of an amplifier. Since the noninverting input is grounded, the SSM 2404 will also be biased at ground, and large voltage swings on the circuit's input will not significantly change the voltage on the switch. The only limitation is that the current through the switch needs to be less than $\pm 10 \mathrm{~mA}$, and the voltage range is limited only by the op amp and its supply voltages.

## SSM2404

The circuit was tested with an SSM 2131 high slew rate audio amplifier and the results are shown in Figures 24 and 25．T his configuration yields excellent THD performance that is primarily determined by the amplifier．Also，the headroom is now $+24 \mathrm{dBu}(0 \mathrm{dBu}=0.775 \mathrm{~V}$ rms），which is due to the amplifier＇s output voltage swing．Thus，even though the SSM 2404 has a $\pm 12$ V limitation on its supplies，it can be used in systems with much higher voltage ranges．For example，the double－pole double－throw switch from Figure 22 can be reconfigured in the virtual ground mode to allow higher voltage swings，as shown in Figure 26．This application realizes the excellent performance of Figures 24 and 25 while providing a low cost switching solution．


Figure 23．Virtual Ground Switching


Figure 24．Virtual Ground Switch THD＋N vs．Frequency （ $V_{S}= \pm 12 \mathrm{~V}, V_{A}=2 \mathrm{~V} \mathrm{rms}$ ，with 80 kHz Filter）


Figure 25．Virtual Ground Switch Headroom（ $V_{S}= \pm 12 \mathrm{~V}$ for SSM 2404；$V_{S}= \pm 18 \mathrm{~V}$ for Op Amp，$f=1 \mathrm{kHz}$ ，with 80 kHz Filter）


Figure 26．Double－Pole，Double－Throw Stereo Switch Using Virtual Ground Operation

OUTLINE DIMENSIONS
Dimensions shown in inches and（mm）．

Mini－DIP（P Suffix）


SOIC（S Suffix）



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    *N = Plastic DIP, R = SOIC.

