## feATURES

- Adaptive DirectSense ${ }^{\text {TM }}$ Zero Voltage Switching
- Integrated Synchronous Rectification Control for Highest Efficiency
- Output Power Levels from 50W to Kilowatts
- Very Low Start-Up and Quiescent Currents
- Compatible with Voltage Mode and Current Mode Topologies
- Programmable Slope Compensation
- Undervoltage Lockout Circuitry with 4.2V Hysteresis and Integrated 10.3V Shunt Regulator
- Fixed Frequency Operation to 1 MHz
- 50mA Outputs for Bridge Drive and Secondary Side Synchronous Rectifiers
- Soft-Start, Cycle-by-Cycle Current Limiting and Hiccup Mode Short-Circuit Protection
- 5V, 15mA Low Dropout Regulator
- 20-Pin PDIP and SSOP Packages


## APPLICATIONS

- Telecommunications, Infrastructure Power Systems
- Distributed Power Architectures
- Server Power Supplies
- High Density Power Modules


## DESCRIPTIOn

The LTC ${ }^{\circledR}$ 1922-1 phase shift PWM controller provides all of the control and protection functions necessary to implement a high performance, zero voltage switched, phase shift, full-bridge power converter with synchronous rectification. The part is ideal for developing isolated, low voltage, high current outputs from a high voltage input source. The LTC1922-1 combines the benefits of the fullbridge topology with fixed frequency, zero voltage switching operation (ZVS). Adaptive ZVS circuity controls the turn-on signals for each MOSFET independent of internal and external component tolerances for optimal performance.
The LTC1922-1 also provides secondary side synchronous rectifier control. The device uses peak current mode control with programmable slope comp and leading edge blanking.
The LTC1922-1 features extremely low operating and start-up currents to simplify off-line start-up and bias circuitry. The LTC1922-1 also includes a full range of protection features and is available in 20-pin through hole $(\mathrm{N})$ and surface mount $(\mathrm{G})$ packages.
$\mathbf{B 7}$, LTC and LT are registered trademarks of Linear Technology Corporation. DirectSense is a trademark of Linear Technology Corporation.

## TYPICAL APPLICATION




## ABSOLUTE MAXIMUM RATINGS

(Note 1)
$V_{C C}$ to GND
Low Impedance Source $\qquad$ -0.3 V to 10 V
(Chip Self Regulates at 10.3V)
All Other Pins to GND
(Low Impedance Source) ..................... -0.3 V to 5.5 V
$V_{C C}$ (Current Fed). 25 mA
$V_{\text {REF }}$ Output Current ............................... Self Regulated
Outputs (A, B, C, D, E, F) Current $\pm 100 \mathrm{~mA}$
Operating Temperature Range (Note 5)
LTC1922E $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LTC1922| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW |  |  |  |  |
| ---: | :--- | :--- | :--- | :--- |

Consult factory for parts specified with wider operating temperature ranges.
eLECTRICAL CHARACTERISTICS
The odenotes the specifications which apply over the full operating temperature range, otherwise specifications are at $V_{C C}=9.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=180 \mathrm{pF}, \mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless other wise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply |  |  |  |  |  |  |  |
| UVLO | Undervoltage Lockout | Measured on V ${ }_{\text {CC }}$ |  |  | 10.25 | 10.7 | V |
| UVHY | UVLO Hysteresis | Measured on $V_{\text {CC }}$ |  | 3.8 | 4.2 |  | V |
| $\underline{\text { ICCST }}$ | Start-Up Current | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {UVLO }}-0.3 \mathrm{~V}$ | $\bullet$ |  | 145 | 250 | $\mu \mathrm{A}$ |
| ICCRN | Operating Current |  |  |  | 4 | 7 | mA |
| $\mathrm{V}_{\text {SHUNT }}$ | Shunt Regulator Voltage | Current Into $\mathrm{V}_{\text {CC }}=10 \mathrm{~mA}$ |  |  | 10.2 | 10.8 | V |
| $\mathrm{R}_{\text {SHUNT }}$ | Shunt Resistance | Current Into $\mathrm{V}_{\text {CC }}=7 \mathrm{~mA}$ to 17 mA |  |  | -1.5 | 2 | $\Omega$ |
| Delay Blocks |  |  |  |  |  |  |  |
| DTHR | Delay Pin Threshold ADLY and PDLY | $\begin{aligned} & \hline \text { SBUS }=1.5 \mathrm{~V} \\ & \text { SBUS }=2.25 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.38 \\ & 2.08 \end{aligned}$ | $\begin{aligned} & 1.50 \\ & 2.25 \end{aligned}$ | $\begin{aligned} & 1.62 \\ & 2.42 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| DHYS | Delay Hysteresis Current ADLY and PDLY | SBUS $=1.5 \mathrm{~V}, \mathrm{ADLY} / \mathrm{PDLY}=1.6 \mathrm{~V}$ |  | 1.1 | 1.3 | 1.45 | mA |
| DTM0 | Delay Time-Out | $\begin{aligned} & \hline \text { SBUS }=1.5 \mathrm{~V} \\ & \text { SBUS }=2.25 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 600 \\ & 900 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| DZRT | Zero Delay Threshold | Measured on SBUS |  | 3 | 4.15 | 5 | V |
| Phase Modulator |  |  |  |  |  |  |  |
| ROS | RAMP Offset Voltage | Measured on COMP, RAMP $=0 \mathrm{~V}$ |  |  | 0.4 |  | V |
| $\mathrm{I}_{\text {RMP }}$ | RAMP Discharge Current | RAMP $=1 \mathrm{~V}, \mathrm{COMP}=0 \mathrm{~V}$ |  | 30 | 50 |  | mA |
| $\mathrm{I}_{\text {SLP }}$ | Slope Compensation Current | $\begin{aligned} \text { Measured on } \mathrm{CS}, \mathrm{C}_{T} & =1.5 \mathrm{~V} \\ \mathrm{C}_{T} & =3 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 35 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{gathered} 55 \\ 110 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 75 \\ 150 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DCMX | Maximum Phase Shift | COMP $=4 \mathrm{~V}$ | $\bullet$ | 95 | 99.5 |  | \% |
| DCMN | Minimum Phase Shift | COMP $=0 \mathrm{~V}$ | $\bullet$ |  | 0.1 | 0.6 | \% |

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{V}_{\mathrm{CC}}=9.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=180 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless other wise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator |  |  |  |  |  |  |  |
| OSCT | Total Variation | $\mathrm{V}_{\text {CC }}=6.5 \mathrm{~V}$ to 9.5V | $\bullet$ | 236 | 277 | 319 | kHz |
| OSCV | $\mathrm{C}_{\text {T }}$ RAMP Amplitude | Measured on $\mathrm{C}_{\text {T }}$ |  | 3.6 | 3.85 | 4.2 | V |
| OSYT | SYNC Threshold | Measured on SYNC |  | 1.6 | 1.8 | 2.2 | V |
| OSYW | Minimum SYNC Pulse Width | Measured at Outputs (Note 2) |  |  | 6 |  | ns |
| OSYWX | Maximum SYNC Pulse Width | Measured on Outputs, $\mathrm{C}_{T}=180 \mathrm{pF}$ |  |  |  | 1.3 | $\mu \mathrm{s}$ |
| OSOP | SYNC Output Pulse Width | Measured on SYNC, R ${ }_{\text {SYNC }}=5.1 \mathrm{k}$ |  |  | 170 |  | ns |
| Error Amplifier |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {FB }}$ | FB Input Voltage | COMP = 2.5V (Note 3) |  | 1.179 | 1.204 | 1.229 | V |
| FBI | FB Input Range | Measured on FB (Note 4) |  | -0.3 |  | 2.5 | V |
| AVOL | Open-Loop Gain | COMP = 1V to 3V (Note 3) |  | 70 | 90 |  | dB |
| İB | Input Bias Current | COMP $=2.5 \mathrm{~V}$ (Note 3) |  |  | 5 | 50 | nA |
| $\mathrm{V}_{\text {OH }}$ | Output High | Load on COMP $=-100 \mu \mathrm{~A}$ |  | 4.7 | 4.92 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low | Load on COMP $=100 \mu \mathrm{~A}$ |  |  | 0.18 | 0.4 | V |
| $I_{\text {SOURCE }}$ | Output Source Current | COMP $=2.5 \mathrm{~V}$ |  | -400 | -800 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SINK }}$ | Output Sink Current | COMP $=2.5 \mathrm{~V}$ |  | 3 | 7 |  | mA |

## Reference

| $V_{\text {REF }}$ | Initial Accuracy | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Measured on $\mathrm{V}_{\text {REF }}$ |  | 4.925 | 5 | 5.075 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| REFTV | Total Variation | Line, Load and Temperature | $\bullet$ | 4.9 | 5 | 5.1 |
| REFLD | Load Regulation | Load on $V_{\text {REF }}=100 \mu A$ to 5 mA | V |  |  |  |
| REFLN | Line Regulation | $V_{C C}=6.5 \mathrm{~V}$ to 9.5 V |  | 2 | 15 | mV |
| REFSC | Short-Circuit Current | $V_{\text {REF }}$ Shorted to $G N D$ |  | 0.1 | 10 | mV |

Outputs

| OUTH (X) | Output High Voltage | $\mathrm{I}_{\text {OUT }(X)}=-50 \mathrm{~mA}$ | 7.9 | 8.4 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTL (X) | Output Low Voltage | $\operatorname{lout}(X)=50 \mathrm{~mA}$ |  | 0.6 | 1 | V |
| $\underline{\mathrm{R}_{\mathrm{HI}(\mathrm{X})}}$ | Pull-Up Resistance | $\mathrm{IOUt}_{\text {( }}(\mathrm{x})=-50 \mathrm{~mA}$ to -10 mA |  | 22 | 30 | $\Omega$ |
| $\underline{\mathrm{R}_{\mathrm{LO}(\mathrm{X})}}$ | Pull-Down Resistance | $\left.\mathrm{IOUT}_{\text {( }} \mathrm{X}\right)=-50 \mathrm{~mA} \mathrm{to}-10 \mathrm{~mA}$ |  | 12 | 20 | $\Omega$ |
| $\mathrm{tr}_{(\mathrm{X})}$ | Rise Time | $\mathrm{C}_{\text {OUT }}(\mathrm{X})=50 \mathrm{pF}$ |  | 5 | 15 | ns |
|  | Fall Time | $\mathrm{C}_{\text {OUT }(X)}=50 \mathrm{pF}$ |  | 5 | 15 | ns |

## Current Limit and Shutdown

| CLPP | Pulse-by-Pulse Current Limit Threshold | Measured on CS | 0.34 | 0.415 | 0.48 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| CLSD | Shutdown Current Limit Threshold | Measured on CS | 0.55 | 0.64 | 0.73 | V |
| SSI | Soft-Start Current | SS = 2.5V |  | 7 | 12 | 17 |
| SSR | Soft-Start Reset Threshold | Measured on SS |  | $\mu \mathrm{A}$ |  |  |
| FLT | FAULT Reset Threshold | Measured on SS | 0.7 | 0.4 | 0.1 | V |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: SYNC pulse width is valid from >20ns and $<0.4 \bullet\left(1 / f_{\mathrm{OSC}}\right)$,
$V_{\text {SYNC }}=0 \mathrm{~V}$ to 5 V .
Note 3: FB is driven by a servo loop amplifier to control $\mathrm{V}_{\text {COMP }}$ for these tests.

Note 4: Set FB to $-0.3 \mathrm{~V}, 2.5$ and insure that COMP does not phase invert.
Note 5: The LTC1922-1E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specification over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTC1922-11 is guaranteed and tested over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range.

3

TYPICAL PERFORMAOCE CHARACTERISTICS


922•G01
$V_{\text {CC }}$ vs $I_{\text {SHunt }}$

Oscillator Frequency vs

Leading Edge Blanking Time


1922•G04



1922•G05

## Error Amplifier Gain/Phase



## TYPICAL PERFORMAOCE CHARACTERISTICS



## PIn functions

SYNC (Pin 1): Synchronization Input/Output for the Oscillator. Terminate SYNC with a 5.1 k resistor to GND.

RAMP (Pin 2): Input to Phase Modulator Comparator. The voltage on RAMP is internally level shifted by 400 mV .
CS (Pin 3): Input to Current Limit Comparators, Output of Slope Compensation Circuitry.

COMP (Pin 4): Error Amplifier Output, Input to Phase Modulator.
$\mathbf{R}_{\text {LeB }}$ (Pin 5): Timing Resistor for Leading Edge Blanking. Use a 10k to 100k resistor to program from 40ns to 310 ns of leading edge blanking. $A \pm 1 \%$ tolerance resistor is recommended. Leading edge blanking may be defeated by connecting $\mathrm{R}_{\mathrm{LEB}}$ to $\mathrm{V}_{\text {REF }}$.
FB (Pin 6): Error Amplifier Inverting Input. This is the voltage feedback input for the LTC1922-1.

SS (Pin 7): Soft-Start/Restart Delay Circuitry Timing Capacitor.
PDLY (Pin 8): Passive Leg Delay Circuit Input.
SBUS (Pin 9): Input (Bus) Voltage Sensing Input.
ADLY (Pin 10): Active Leg Delay Circuit Input.
$\mathbf{V}_{\text {REF }}$ (Pin 11): 5V Reference Output. $V_{\text {REF }}$ is capable of supplying up to 15 mA to external circuitry. Bypass $\mathrm{V}_{\text {REF }}$ with a $1 \mu \mathrm{~F}$ (minimum) ceramic capacitor to GND.

OUTF (Pin 12): 50mA Driver Output for Secondary Side Current Doubler Synchronous Rectifier.
OUTE (Pin 13): 50mA Driver Output for Secondary Side Current Doubler Synchronous Rectifier.
OUTD (Pin 14): 50mA Driver Output for Active Leg Low Side.
$V_{\text {CC }}$ (Pin 15): Chip Power Supply Input, 10.3V Shunt Regulator. Bypass $V_{C C}$ with a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor to GND.
OUTC (Pin 16): 50mA Driver Output for Active Leg High Side.

OUTB (Pin 17): 50mA Driver Output for Passive Leg Low Side.
OUTA (Pin 18): 50mA Driver Output for Passive Leg High Side.
GND (Pin 19): All Voltages on the LTC1922-1 Are Referred to GND.
$\mathbf{C}_{\boldsymbol{T}}$ (Pin 20): Timing Capacitor for Oscillator. Use $\pm 5 \%$ or better multilayer NPO ceramic for best results.

## BLOCK DIAGRAM



TIMInG DIAGRAM


## operation

## Phase Shift Full-Bridge PWM

Conventional full-bridge switching power supply topologies are often employed for high power, isolated DC/DC and off-line converters. Although they require two additional switching elements, substantially greater power and higher efficiency can be attained for a given transformer size compared to the more common single-ended forward and flyback converters. These improvements are realized since the full-bridge converter delivers power during both parts of the switching cycle, reducing transformer core loss and lowering voltage and current stresses. The fullbridge converter also provides inherent automatic transformer flux reset and balancing due to its bidirectional drive configuration. As a result, the maximum duty cycle range is extended, further improving efficiency. Soft switching variations on the full-bridge topology have been proposed to improve and extend its performance and application. These zero voltage switching (ZVS) techniques exploit the generally undesirable parasitic elements present within the power stage. The parasitic elements are utilized to drive near lossless switching transitions for all of the external power MOSFETs.

LTC1922-1 phase shift PWM controller provides enhanced performance and simplifies the design task required for a ZVS phase shifted full-bridge converter. The primary attributes of the LTC1922-1 as compared to currently available solutions include:

1) Truly adaptive and accurate (DirectSense technology) ZVS switching delays.
Benefit: higher efficiency, higher duty cycle capability, eliminates external trim.
2) Internally generated drive signals for current doubler synchronous rectifiers.
Benefit: eliminates external glue logic, drivers, optimal timing for highest efficiency.
3) Programmable (single resistor) leading edge blanking. Benefit: prevents spurious operation, reduces external filtering required on CS.
4) Programmable (single resistor) slope compensation.

Benefit: eliminates external glue circuitry.
5) Optimized current mode control architecture.

Benefit: eliminates glue circuitry, less overshoot at startup, faster recovery from system faults.
6) Proven reference circuits and design tools.

Benefit: substantially reduced learning curve, more time for optimization.

As a result, the LTC1922-1 makes the ZVS topology feasible for a wider variety of applications, including those at lower power levels.
The LTC1922-1 controls four external power switches in a full-bridge arrangement. The load on the bridge is the primary winding of a power transformer. The diagonal switches in the bridge connect the primary winding between the input voltage and ground every oscillator cycle. The pair of switches that conduct are alternated by an internal flip-flop in the LTC1922-1. Thus, the voltage applied to the primary is reversed in polarity on every switching cycle and each output drive signal is $1 / 2$ the frequency of the oscillator. The on-time of each driver signal is slightly less that $50 \%$. The actual percentage is adaptively modulated by the LTC1922-1. The on-time overlap of the diagonal switch pairs is controlled by the LTC1922-1 phase modulation circuitry. (Refer to Block and Timing Diagrams) This overlap sets the approximate duty cycle of the converter. The LTC1922-1 driver output signals (OUTA to OUTF) are optimized for interface with an external gate driver IC or buffer. External power MOSFETs $A$ and $C$ require high side driver circuitry, while $B$ and $D$ are ground referenced and E and F are ground referenced but on the secondary side of the isolation barrier. Methods for providing drive to these elements are detailed in the data sheet. The secondary voltage of the transformer is the primary voltage divided by the transformer turns ratio. Similar to a buck converter, the secondary square wave is applied to an output filter inductor and capacitor to produce a well regulated DC output voltage.

## Switching Transitions

The phase shifted full-bridge can be described by four primary operating states. The key to understanding how ZVS occurs is revealed by examining the states in detail.

## OPERATION

Each full cycle of the transformer has two distinct periods in which power is delivered to the output, and two "freewheeling" periods. The two sides of the external bridge have fundamentally different operating characteristics that become important when designing for ZVS over a wide load current range. The left bridge leg is referred to as the "passive" leg, while the right leg is referred to as the "active" leg. The following descriptions provide insight as to why these differences exist.

## State 1 (Power Pulse 1)

Referring to Figure 1, State 1 begins with MA, MD and MF "ON" and MB, MC and ME "OFF." During the simultaneous conduction of $M A$ and $M D$, the full input voltage is applied across the transformer primary winding and following the dot convention, $\mathrm{V}_{\text {IN }} / \mathrm{N}$ is applied to the left side of L01 allowing current to increase in L01. The primary current during this period is approximately equal to the output inductor current (L01) divided by the transformer turns ratio plus the transformer magnetizing current $\left(\mathrm{V}_{\text {IN }} \bullet \mathrm{t}_{\mathrm{N}} /\right.$ $\left.L_{M A G}\right)$. MD turns off and ME turns on at the end of State 1.

## State 2 (Active Transition and Freewheel Interval)

MD turns off when the phase modulator comparator transitions. At this instant, the voltage on the MD/MC junction begins to rise towards the applied input voltage $\left(\mathrm{V}_{\text {IN }}\right)$. The transformer's magnetizing current and the reflected output inductor current propels this action. The slew rate is limited by MOSFET MC and MD's output capacitance ( $\mathrm{C}_{0 \text { Ss }}$ ), snubbing capacitance and the transformer interwinding capacitance. The voltage transition on the active leg from the ground reference point to $\mathrm{V}_{\text {IN }}$ will always occur, independent of load current as long as energy in the transformer's magnetizing and leakage inductance is greater than the capacitive energy. That is, $1 / 2 \cdot\left(L_{M}+L_{I}\right) \cdot I_{M}{ }^{2}>1 / 2 \cdot 2 \cdot C_{0 S S} \cdot V_{I_{N}}{ }^{2}$-the worst case occurs when the load current is zero. This condition is usually easy to meet. The magnetizing current is virtually constant during this transition because the magnetizing inductance has positive voltage applied across it throughout the low to high transition. Since the leg is actively driven by this "current source," it is called the active or linear transition. When the voltage on the active leg has
risen to $\mathrm{V}_{\text {IN }}$, MOSFET MC is switched on by the LTC19221 DirectSense circuitry. The primary current now flows through the two high side MOSFETs (MA and MC). The transformer's secondary windings are electrically shorted at this time since both ME and MF are "ON". As long as positive current flows in LO1 and LO2, the transformer primary (magnetizing) inductance is also shorted through normal transformer action. MA and MF turn off at the end of State 2.

## State 3 (Passive Transition)

MA turns off when the oscillator timing period ends, i.e., the clock pulse toggles the internal flip-flop. At the instant MA turns off, the voltage on the MA/MB junction begins to decay towards the lower supply (GND). The energy available to drive this transition is limited to the primary leakage inductance and added commutating inductance which have ( $\left.I_{\text {MAG }}+I_{\text {OUT }} / 2 N\right)$ flowing through them initially. The magnetizing and output inductors don't contribute any energy because they are effectively shorted as mentioned previously, significantly reducing the available energy. This is the major difference between the active and passive transitions. If the energy stored in the leakage and commutating inductance is greater than the capacitive energy, the transition will be completed successfully. During the transition, an increasing reverse voltage is applied to the leakage and commutating inductances, helping the overall primary current to decay. The inductive energy is thus resonantly transferred to the capacitive elements, hence, the term passive or resonant transition. Assuming there is sufficient inductive energy to propel the bridge leg to GND, the time required will be approximately equal to $\pi \cdot \sqrt{L C} / 2$. When the voltage on the passive leg nears GND, MOSFET MB is commanded "ON" by the LTC1922-1 DirectSense circuitry. Current continues to increase in the leakage and external series inductance which is opposite in polarity to the reflected output inductor current. When this current is equal in magnitude to the reflected output current, the primary current reverses direction, the opposite secondary winding becomes forward biased and a new power pulse is initiated. The time required for the current reversal reduces the effective maximum duty cycle

## OPERATION

and must be considered when specifying the power transformer. If ZVS is required over the entire range of loads, a small commutating inductor is added in series with the primary to aid with the passive leg transition, since the leakage inductance alone is usually not sufficient and predictable enough to guarantee ZVS over the full load range.

## State 4 (Power Pulse 2)

During power pulse 2, current builds up in the primary winding in the opposite direction as power pulse 1. The primary current consists of reflected output inductor current and current due to the primary magnetizing inductance. At the end of State 4, MOSFET MC turns off and an active transition, essentially similar to State 2, but opposite in direction (high to low) takes place.

State 1.


State 2.


State 3.


State 4.
POWER PULSE 2


Figure 1. ZVS Operation

## OPERATION

Zero Voltage Switching (ZVS)

Alossless switching transition requires that the respective full-bridge MOSFETs be switched to the "ON" state at the exact instant their drain to source voltage is zero. Delaying the turn-on results in lower efficiency due to circulating current flowing in the body diode of the primary side MOSFET rather than its low resistance channel. Premature turn-on produces hard switching of the MOSFETs, increasing noise and power dissipation. Previous solutions have attempted to meet these requirements with fixed or first order (linear) variable open-loop time delays. Openloop methods typically set the turn-on delay to the worst case longest bridge transition time expected plus the tolerances of all the internal and external delay timing circuitry. These error tolerances can be quite significant, while the optimal transition times over the load current range vary nonlinearly. In a volume production environment, these factors can necessitate an external trim to guarantee ZVS operation, adding cost to the final product. An additional side effect of longer than required delays is a decrease in the effective maximum duty cycle. Reduced duty cycle range can mandate a lower transformer turns ratio, impacting efficiency or requiring a lower switching frequency, impacting size.

## LTC1922-1 Adaptive Delay Circuitry

The LTC1922-1 addresses the issue of nonideal switching delays with novel DirectSense circuitry that intelligently monitors both the input supply and instantaneous bridge leg voltages, and commands a switching transition when the expected zero voltage condition is reached. In effect, the LTC1922-1 "closes the loop" on the ZVS turn-on delay requirements. DirectSense technology provides optimal turn-on delay timing, regardless of input voltage, output load, or component tolerances and greatly simplifies the power supply design process. The DirectSense technique requires only a simple voltage divider sense network to implement. If there is not enough energy to fully commutate the bridge leg to a ZVS condition, the LTC1922-1 automatically overrides the DirectSense circuitry and forces a transition. The LTC1922-1 delay circuitry can also be overridden, by tying SBUS to $\mathrm{V}_{\text {REF }}$.

## Adaptive Mode

The LTC1922-1 is configured for adaptive delay sensing with three pins, ADLY, PDLY and SBUS. ADLY and PDLY sense the active and passive delay legs respectively via a voltage divider network as shown in Figure 2.


Figure 2. Adaptive Mode
The threshold voltage on PDLY and ADLY for both the rising and falling transitions is set by the voltage on SBUS. A buffered version of this voltage is used as the threshold level for the internal DirectSense circuitry. At nominal $\mathrm{V}_{\text {IN }}$, the voltage on SBUS is set to 1.5 V by an external voltage divider between $\mathrm{V}_{\text {IN }}$ and GND, making this voltage directly proportional to $\mathrm{V}_{\text {IN }}$. The LTC1922-1 DirectSense circuitry uses this characteristic to zero voltage switch all of the external power MOSFETs, independent of input voltage.
ADLY and PDLY are connected through voltage dividers to the active and passive bridge legs respectively. The lower resistor in the divider is set to 1 k . The upper resistor in the divider is divided into one, two or three equal value resistors to reduce its overall capacitance. In off-line applications, this is usually required anyway to stay within the maximum voltage ratings of the resistors. One or two resistor segments will work for most nominal 48 V or lower $V_{\text {IN }}$ applications.

To set up the ADLY and PDLY resistors, first determine at what drain to source voltage to turn-on the MOSFETs. Finite delays exist between the time at which the LTC1922-1 controller output transitions, to the time at which the power MOSFET switches on due to MOSFET turn on delay and external driver circuit delay. Ideally, we want the power MOSFET to switch at the instant there is zero volts across it. By setting a threshold voltage for ADLY and

## OPERATION

PDLY corresponding to several volts across the MOSFET, the LTC1922-1 can "anticipate" a zero voltage VDS and signal the external driver and switch to turn-on. The amount of anticipation can be tailored for any application by modifying the upper divider resistor(s). The LTC1922-1 DirectSense circuitry sources a trimmed current out of PDLY and ADLY after a low to high level transition occurs. This provides hysteresis and noise immunity for the PDLY and ADLY circuitry, and sets the high to low threshold on ADLY or PDLY to nearly the same level as the low to high threshold, thereby making the upper and lower MOSFET VDS switch points virtually identical, independent of $\mathrm{V}_{\text {IN }}$.
Example: $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$ nominal ( 36 V to 72 V )

1. Set up SBUS: 1.5 V is desired on SBUS with $\mathrm{V}_{I N}=48 \mathrm{~V}$. Set divider current to $100 \mu \mathrm{~A}$.
$R 1=1.5 \mathrm{~V} / 100 \mu \mathrm{~A}=15 \mathrm{k}$.
$R 2=(48 \mathrm{~V}-1.5 \mathrm{~V}) / 100 \mu \mathrm{~A}=465 \mathrm{~K}$.
An optional small capacitor $(0.001 \mu \mathrm{~F})$ can be added across R1 to decouple noise from this input.
2. Set up ADLY and PDLY: 7V of "anticipation" are required in this circuit to account for the delays of the external MOSFET driver and gate drive components.
$R 3, R 4=1 \mathrm{k}$, sets a nominal 1.5 mA in the divider chain at the threshold.

R5, $\mathrm{R} 6=(48 \mathrm{~V}-7 \mathrm{~V}-1.5 \mathrm{~V}) / 1.5 \mathrm{~mA}=26.3 \mathrm{k}$,
use (2) equal 13k segments.

## Zero Delay Mode

The LTC1922-1 provides the flexibility through the SBUS pin to disable the DirectSense delay circuitry. See Figure 3 for details.


Figure 3. Zero Delays

## Powering the LTC1922-1

The LTC1922-1 utilizes an integrated $V_{\text {CC }}$ shunt regulator to serve the dual purposes of limiting the voltage applied
to $V_{C C}$ as well as signaling that the chip's bias voltage is sufficient to begin switching operation (under voltage lockout). With its typical 10.2 V turn-on voltage and 4.2 V UVLO hysteresis, the LTC1922-1 is tolerant of loosely regulated input sources such as an auxiliary transformer winding. The $\mathrm{V}_{C C}$ shunt is capable of sinking up to 25 mA of externally applied current. The UVLO turn-on and turnoff thresholds are derived from an internally trimmed reference making them extremely accurate. In addition, the LTC1922-1 exhibits very low ( $145 \mu \mathrm{~A}$ typ) start-up current that allows the use of $1 / 8 \mathrm{~W}$ to $1 / 4 \mathrm{~W}$ trickle charge start-up resistors.
The trickle charge resistor should be selected as follows:

$$
\mathrm{R}_{\text {START(MAX) }}=\mathrm{V}_{\text {IN(MIN })}-10.7 \mathrm{~V} / 250 \mu \mathrm{~A}
$$

Adding a small safety margin and choosing standard values yields:

| APPLICATION | V $_{\text {IN }}$ RANGE | R $_{\text {START }}$ |
| :--- | :---: | :---: |
| DC/DC | 36 V to 72 V | 100 k |
| Off-Line | 85 V to $270 \mathrm{~V}_{\text {RMS }}$ | 430 k |
| PFC Preregulator | $390 \mathrm{~V}_{\text {DC }}$ | 1.4 M |

$V_{C C}$ should be bypassed with a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ multilayer ceramic capacitor to decouple the fast transient currents demanded by the output drivers and a bulk tantalum or electrolytic capacitor to hold up the $\mathrm{V}_{\mathrm{CC}}$ supply before the bootstrap winding, or an auxiliary regulator circuit takes over.

$$
\begin{aligned}
& \mathrm{C}_{\text {HOLDUP }}=\left(\mathrm{I}_{\text {CC }}+\mathrm{I}_{\text {DRIVE }}\right) \cdot \mathrm{t}_{\text {DELAY }} / 3.8 \mathrm{~V} \\
& \text { (minimum UVLO hysteresis) }
\end{aligned}
$$

Regulated bias supplies as low as 7 V can be utilized to provide bias to the LTC1922-1. Refer to Figure 4 for various bias supply configurations.


Figure 4. Bias Configurations

## OPERATION

## Off-Line Bias Supply Generation

If a regulated bias supply is not available to provide $\mathrm{V}_{C C}$ voltage to the LTC1922-1 and supporting circuitry, one must be generated. Since the power requirement is small, approximately 1 W , and the regulation is not critical, a simple open-loop method is usually the easiest and lowest cost approach. One method that works well is to add a winding to the main power transformer, and post regulate the resultant square wave with an L-C filter (see Figure 5a). The advantage of this approach is that it maintains decent regulation as the supply voltage varies, and it does not require full safety isolation from the input winding of the transformer. Some manufacturers include a primary winding for this purpose in their standard product offerings as well. A different approach is to add a winding to the output inductor and peak detect and filter the square wave signal (see Figure 5b). The polarity of this winding is designed so that the positive voltage square wave is produced while the output inductor is freewheeling. An advantage of this technique over the previous is that it does not require a separate filter inductor and since the voltage is derived from the well-regulated output voltage, it is also well controlled. One disadvantage is that this winding will require the same safety isolation that is required for the main transformer. Another disadvantage is that a much larger $\mathrm{V}_{\text {CC }}$ filter capacitor is needed, since it does not


Figure 5a. Auxiliary Winding Bias Supply


Figure 5b. Output Inductor Bias Supply
generate a voltage as the output is first starting up, or during short-circuit conditions.

## Programming the LTC1922-1 Oscillator

The high accuracy LTC1922-1 oscillator circuit provides flexibility to program the switching frequency, slope compensation, and synchronization with minimal external components. The LTC1922-1 oscillator circuitry produces a 3.8 V peak-to-peak amplitude ramp waveform on $\mathrm{C}_{\boldsymbol{T}}$ and a narrow pulse on SYNC that can be used to synchronize other PWM chips. Typical maximum duty cycles of $99 \%$ are obtained at 300 kHz and $97 \%$ at 1 MHz . The large amplitude ramp provides a high degree of noise margin. A compensating slope current is derived from the oscillator ramp waveform and sourced out of CS.

The desired amount of slope compensation is selected with single external resistor (or no resistor), if not required. A capacitor to GND on $\mathrm{C}_{\boldsymbol{T}}$ programs the switching frequency. The $\mathrm{C}_{\top}$ ramp discharge current is internally set to a high value (>10mA). The dedicated SYNC I/O pin easily achieves synchronization. The LTC1922-1 can be set up to either synchronize other PWM chips or be synchronized by another chip or external clock source. The 1.8V SYNC threshold allows the LTC1922-1 to be synchronized directly from all standard 3 V and 5 V logic families.

## Design Procedure:

1. Choose $C_{T}$ for the desired oscillator frequency. The switching frequency selected must be consistent with the power magnetics and output power level. This is detailed in the Transformer Design section. In general, increasing the switching frequency will decrease the maximum achievable output power, due to limitations of maximum duty cycle imposed by transformer core reset and ZVS. Remember that the output frequency is $1 / 2$ that of the oscillator.

$$
\mathrm{C}_{\mathrm{T}}=1 /\left(20 \mathrm{k} \bullet \mathrm{f}_{\mathrm{OSC}}\right)
$$

Example: Desired fosc $=330 \mathrm{kHz}$
$\mathrm{C}_{\top}=1 /(20 \mathrm{k} \cdot 330 \mathrm{kHz})=152 \mathrm{pF}$, choose closest standard value of 150pF. A5\% or better tolerance multilayer NPO or X7R ceramic capacitor is recommended for best performance.

## OPERATION

2. The LTC1922-1 can either synchronize other PWMs, or be synchronized to an external frequency source or PWM chip. See Figure 6 for details.


Figure 6a. SYNC Output (Master Mode)


Figure 6b. SYNC Input from an External Source
3. Slope compensation is required for most peak current mode controllers in order to prevent subharmonic oscillation of the current control loop. In general, if the system duty cycle exceeds $50 \%$ in a fixed frequency, continuous current mode converter, an unstable condition exists within the current control loop. Any perturbation in the current signal is amplified by the PWM modulator resulting in an unstable condition. Some common manifestations of this include alternate pulse nonuniformity and pulse width jitter. Fortunately, this can be addressed by adding a corrective slope to the current sense signal or by subtracting the same slope from the current command signal (error amplifier output). In theory, the current doubler output configuration does not require slope compensation since the output inductor duty cycles only approach $50 \%$. However, transient conditions can momentarily cause higher duty cycles and therefore, the possibility for unstable operation. The exact amount of required slope compensation is easily programmed by the LTC1922-1 with the addition of a single external resistor (see Figure 7). The LTC1922-1 generates a current that is proportional to the instantaneous voltage on $\mathrm{C}_{\mathrm{T}}$,
$\left(33 \mu \mathrm{~A} / \mathrm{V}_{(C T)}\right)$. Thus, at the peak of $\mathrm{C}_{\mathrm{T}}$, this current is approximately $125 \mu \mathrm{~A}$ and is output from the CS pin. A resistor connected between CS and the external current sense resistor sums in the required amount of slope compensation. The value of this resistor is dependent on several factors including minimum $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}$, switching frequency, current sense resistor value and output inductor value. An illustrative example with the design equation is provided below.
Example: $\mathrm{V}_{\mathrm{IN}}=36 \mathrm{~V}$ to 72 V

$$
\begin{aligned}
& V_{\text {OUT }}=3.3 \mathrm{~V} \\
& \mathrm{I}_{\text {OUT }}=40 \mathrm{~A} \\
& L=2.2 \mu \mathrm{H}
\end{aligned}
$$

Transformer turns ratio $(N)=V_{\operatorname{IN}(\operatorname{MIN})} \bullet \mathrm{D}_{\mathrm{MAX}} /$
$V_{\text {OUT }}=3$
$R_{C S}=0.025 \Omega$
$f_{S W}=300 \mathrm{kHz}$, i.e., transformer $f=f_{S W} / 2=150 \mathrm{kHz}$
$\mathrm{R}_{\text {SLOPE }}=\mathrm{V}_{0} \bullet \mathrm{R}_{\mathrm{CS}} /\left(2 \cdot \mathrm{~L} \bullet \mathrm{f}_{T} \bullet 125 \mu \mathrm{~A} \cdot \mathrm{~N}\right)=3.3 \mathrm{~V} \cdot 0.025 /$ ( $2 \cdot 2.2 \mu \mathrm{~A} \cdot 100 \mathrm{k} \cdot 125 \mu \mathrm{~A} \cdot 3$ )
$R_{\text {SLOPE }}=500 \Omega$, choose the next higher standard value to account for tolerances in $I_{\text {SLOPE }}, R_{C S}, N$ and $L$.


Figure 7. Slope Compensation Circuitry

## Current Sensing and Overcurrent Protection

Current sensing provides feedback for the current mode control loop and protection from overload conditions. The LTC1922-1 is compatible with either resistive sensing or current transformer methods. Internally connected to the LTC1922-1 CS pin are two comparators that provide pulse-by-pulse and overcurrent shutdown functions respectively. (See Figure 8)

## OPERATION



Figure 8. Current Sense/Fault Circuitry Detail

The pulse-by-pulse comparator has a 400 mV nominal threshold, which can reduce sense resistor losses by $67 \%$ compared to previous solutions. This corresponds to 3W in a $200 \mathrm{~W}, 48 \mathrm{~V}$ to 3.3 V converter. If the 400 mV threshold is exceeded, the PWM cycle is terminated. The overcurrent comparator is set approximately $50 \%$ higher than the pulse-by-pulse level. If the current signal exceeds this level, the PWM cycle is terminated, the soft-start capacitor is quickly discharged and a soft-start cycle is initiated. If the overcurrent condition persists, the LTC1922-1 halts PWM operation and waits for the soft-start capacitor to charge up to approximately 4V before a retry is allowed. The soft-start capacitor is charged by an internal $12 \mu \mathrm{~A}$ current source. If the fault condition has not cleared when soft-start reaches 4 V , the soft-start pin is again discharged and a new cycle is initiated. This is referred to as hiccup mode operation. In normal operation and under most abnormal conditions, the pulse-by-pulse comparator is fast enough to prevent hiccup mode operation. In severe cases, however, with high input voltage, very low $\mathrm{RDS}_{(\text {ON })}$ MOSFETs and a shorted output, or with saturating magnetics, the overcurrent comparator provides a means of protecting the power converter.

## Leading Edge Blanking

The LTC1922-1 provides programmable leading edge blanking to prevent nuisance tripping of the current sense
circuitry. Although the ZVS full-bridge topology is somewhat more immune to leading edge noise spikes than other types of converters, they are not totally eliminated. Leading edge blanking relieves the filtering requirements for the CS pin, greatly improving the response to real overcurrent conditions. It also allows the use of a ground referenced current sense resistor or transformer(s), further simplifying the design. With a single 10k to 100k resistor from R REB to GND, blanking times of approximately 40ns to 320ns are programmed. If not required, connecting $\mathrm{R}_{\mathrm{LEB}}$ to $\mathrm{V}_{\text {REF }}$ can disable leading edge blanking. Keep in mind that the use of leading edge blanking will set a minimum linear control range for the phase modulation circuitry.

## Resistive Sensing

A resistor connected between input common and the sources of MB and MD is the simplest, fastest and most accurate method of current sensing for the full-bridge converter. This is the preferred method for low to moderate power levels. A graph of resistive sense power losses vs output power is shown Figure 9. The sense resistor should be chosen such that the maximum rated output current for the converter can be delivered at the lowest expected $\mathrm{V}_{\text {IN }}$. Use the following formula to calculate the optimal value for $\mathrm{R}_{\mathrm{Cs}}$.

## operation



Figure 9. RSENSE Power Loss vs Iout
If RAMP and CS are connected together:

$$
\begin{aligned}
R_{C S}= & \frac{0.4 V-\left(125 \mu A \cdot R_{S L O P E}\right)}{I_{P}(P E A K)} \\
I_{P}(P E A K)= & \frac{I_{O(M A X)}}{2 \cdot N \cdot E F F}+\frac{V_{I N(M A X)} \cdot 2 \cdot D_{\text {MIN }}}{L_{\text {MAG }} \cdot f_{\mathrm{CLK}}}+ \\
& \frac{V_{0}\left(1-\mathrm{D}_{\text {MII }}\right.}{L_{O U T} \cdot f_{\mathrm{CLL}} \bullet N}
\end{aligned}
$$

where: $\mathrm{N}=$ Transformer turns ratio
If RAMP and CS are separated

$$
\mathrm{R}_{\mathrm{CS}}=\frac{0.4 \mathrm{~V}}{\mathrm{IP}_{\mathrm{P}}(\mathrm{PEAK})}
$$

## Current Transformer Sensing

A current sense transformer can be used in lieu of resistive sensing with the LTC1922-1. Current sense transformers are available in many styles from several manufacturers. A typical sense transformer for this application will use a $1: 50$ turns ratio ( N ), so that the sense resistor value is N times larger, and the secondary current N times smaller than in the resistive sense case. Therefore, the sense resistor power loss is about N times less with the transformer method, neglecting the transformers core and copper losses. The disadvantages of this approach
include, higher cost and complexity, lower accuracy, core reset/max duty cycle limitations and lower speed. Nevertheless, for very high power applications, this method is preferred. The sense transformer primary is placed in the same location as the ground referenced sense resistor, or between the upper MOSFET drains in the (MA, MC) and $\mathrm{V}_{\text {In }}$. The advantage of the high side location is a greater immunity to leading edge noise spikes, since gate charge current and reflected rectifier recovery current are largely eliminated. Figure 10 illustrates a typical current sense transformer based sensing scheme. $\mathrm{R}_{\mathrm{S}}$ in this case is calculated the same as in the resistive case, only its value is increased by the sense transformer turns ratio. At high duty cycles, it may become difficult or impossible to reset the current transformer. This is because the required transformer reset voltage increases as the available time for reset decreases to equalize the (volt - seconds) applied. The interwinding capacitance and secondary inductance of the current sense transformer form a resonant circuit that limits the $\mathrm{dV} / \mathrm{dT}$ on the secondary of the CS transformer. This in turn limits the maximum achievable duty cycle for the CS transformer. Attempts to operate beyond this limit will cause the transformer core to "walk" and eventually saturate, opening up the current feedbackloop.

Common methods to address this limitation include:

1. Reducing the maximum duty cycle by lowering the power transformer turns ratio.
2. Reducing the switching frequency of the converter.
3. Employ external active reset circuitry.
4. Using two CS transformers summed together.
5. Choose a CS transformer optimized for high frequency applications.


Figure 10. Current Transformer Sense Circuitry

## OPERATION

## Phase Modulator

The LTC1922-1 phase modulation control circuitry is comprised of the phase modulation comparator and logic, the error amplifier, and the soft-start amplifier (see Figure 11). Together, these elements develop the required phase overlap (duty cycle) required to keep the output voltage in regulation. In isolated applications, the sensed output voltage error signal is fed back to COMP across the input to output isolation boundary by an optical coupler and shunt reference/error amplifier ( $\mathrm{LT}^{\circledR} 1431$ ) combination. The FB pin is connected to GND, forcing COMP high. The collector of the optoisolator is connected to COMP directly. The voltage COMP is internally attenuated by the LTC1922-1. The attenuated COMP voltage provides one input to the phase modulation comparator. This is the current command. The other input to the phase modulation comparator is the RAMP voltage, level shifted by approximately 400 mV . This is the current loop feedback. During every switching cycle, alternate diagonal switches
(MA-MD or MB-MC) conduct and cause current in an output inductor to increase. This current is seen on the primary of the power transformer divided by the turns ratio. Since the current sense resistor is connected between GND and the two bottom bridge transistors, a voltage proportional to the output inductor current will be seen across $\mathrm{R}_{\text {SENSE }}$. The high side of $\mathrm{R}_{\text {SENSE }}$ is also connected to RAMP and CS, usually through a small resistor ( $\mathrm{R}_{\text {SLOPE }}$ ). When the voltage on RAMP/CS exceeds either COMP/5.2-400mV, or 400 mv , the overlap conduction period will terminate. During normal operation, the attenuated COMP voltage will determine the RAMP/CS trip point. During start-up, or slewing conditions following a large load step, the 400 mV CS threshold will terminate the cycle, as COMP will be driven high, such that the attenuated version exceeds the 400 mV threshold. In extreme conditions, the 600 mV threshold on CS will be exceeded, invoking a soft-start/restart cycle.


Figure 11. Phase Modulation Circuitry

## operation

## Selecting the Power Stage Components

Perhaps the most critical part of the overall design of the converter is selecting the power MOSFETs, transformer, inductors and filter capacitors. Tremendous gains in efficiency, transient performance and overall operation can be obtained as long as a few simple guidelines are followed with the phase shifted full-bridge topology.

## Power Transformer

This guide is aimed at selecting readily available standard "off the shelf" transformers. The basic requirements, however, apply to custom transformer designs as well. Switching frequency, core material characteristics, series resistance and input/output voltages all play an important role in transformer selection. Close attention also needs to be paid to leakage and magnetizing inductances as they play an important role in how well the converter will achieve ZVS. Planar magnetics are very well suited to these applications because of their excellent control of these parameters.

## Turns Ratio

The required turns ratio for a current doubler secondary is given below. Depending on the magnetics selected, this value may need to be reduced slightly.

Turns ratio formula:

$$
N=2 \cdot \frac{V_{I N(M I I N} \cdot D_{\text {MAX }}}{V_{\text {OUT }}}
$$

where:
$\mathrm{V}_{\operatorname{IN}(\text { MIN })}=$ Minimum $\mathrm{V}_{\text {IN }}$ for operation
$\mathrm{D}_{\text {MAX }}=$ Maximum duty cycle of controller

## Magnetizing, Output, and Leakage Inductors

A lower value of magnetizing and output inductance will improve the ability of the converter to achieve ZVS over the full range of loads and reduce the size of the external commutating inductor. One of the trade-offs is increased primary referred ripple current which has a small negative
impact on efficiency. Other factors to consider are switching frequency and required maximum duty cycle. A lower value of magnetizing inductance will require a longer time to reset the core, cutting into the available duty cycle range. As switching frequencies increase, this becomes more significant. In general, the magnetizing inductance value should be the lowest value required in order to achieve the necessary maximum duty cycle at the chosen switching frequency. Output inductor value determines the magnitude of output ripple current and therefore the ripple voltage along with the output capacitors. Generally speaking, the output inductance should be minimized as much as possible in order to improve transient response. In addition, output capacitance ESR should be minimized as much as possible. Using the equations below, plug in the manufacturers magnetizing inductance value and a "starting value" of commutating inductance ( $1 \%$ of LMAG $^{\text {) }}$ ) to verify that a sufficient max duty cycle can be achieved at the desired switching frequency. Next, use equation (2) to determine what the absolute minimum required $\mathrm{L}_{\mathrm{COM}}$ is to guarantee ZVT over the entire load range. One or two iterations may be required in order to arrive at the final selections.

$$
\begin{align*}
& M A X D C \text { vs } L_{C O M} \text { at } f_{S W} \\
& M A X D C \geq \frac{2-f_{S W} \bullet T_{R}}{2} ; \tag{1}
\end{align*}
$$

where:
$T_{R}=$ transformer reset time (worst case)
$=\frac{\mathrm{I}_{\mathrm{O}(\mathrm{MAX)}} \bullet \mathrm{f}_{\mathrm{SW}} \cdot \mathrm{L}_{\mathrm{MAG}}+\mathrm{V}_{\mathbb{I N}} \cdot 2 \cdot \mathrm{D} \cdot \mathrm{N}}{\mathrm{f}_{\mathrm{SW}} \cdot \mathrm{L}_{\mathrm{MAG}} \bullet \mathrm{N}}\left(\frac{\mathrm{L}_{\mathrm{COM}}+\mathrm{L}_{\mathrm{L}}}{\mathrm{V}_{\mathrm{IN}}}\right)$
$L_{\text {COM }}$ vs ZVS vs Load
$L_{C O M}+L_{L}=\frac{4 / 3 C_{O S S} \cdot L_{M A G}{ }^{2} \cdot f_{S W}{ }^{2}}{2 \cdot D^{2}}$

## operation

```
where:
    COSS = MOSFET D-S capacitance
    IMAG = magnetizing inductance
    f
    D = duty cycle
    LL = leakage inductance
```

For a 48 V to $3.3 \mathrm{~V} / 5 \mathrm{~V}$, 200 W converter, the following values were derived:
fsw : 300kHz
$L_{M A G}: 100 \mu H$
LCOM : $0.9 \mu \mathrm{H}$
Lout : $2.2 \mu \mathrm{H}$
Turns Ratio $(\mathbb{N})=2.5$

## Output Capacitors

Output capacitor selection has a dramatic impact on ripple voltage, dynamic response to transients and stability. Capacitor ESR along with output inductor ripple current will determine the peak-to-peak voltage ripple on the output. The current doubler configuration is advantageous because it has inherent ripple current reduction. The dual output inductors deliver current to the output capacitor 180 degrees out of phase, in effect, partially canceling each other's ripple current. This reduction is maximized at high duty cycle and decreases as the duty cycle reduces. This means that a current doubler converter requires less output capacitance for the same performance as a conventional converter. By determining the minimum duty cycle for the converter, worse-case $V_{\text {OUT }}$ ripple can be derived by the formula given below.

$$
V_{O R I P P L E}=I_{R I P P L E} \bullet E S R=\frac{V_{0} \bullet E S R}{L_{0} \bullet 2 \bullet f_{S W}}(1-D)(1-2 D)
$$

where:
D = minimum duty cycle
$\mathrm{f}_{\mathrm{SW}}=$ oscillator frequency
$\mathrm{L}_{0}=$ output inductance
ESR = output capacitor series resistance

The amount of bulk capacitance required is usually system dependent, but has some relationship to output inductance value, switching frequency, load power and dynamic load characteristics. Polymer electrolytic capacitors are the preferred choice for their combination of low ESR, small size and high reliability. For less demanding applications, or those not constrained by size, aluminum electrolytic capacitors are commonly applied. Most DC/DC converters inthe 100 kHz to 300 kHz range use $20 \mu \mathrm{~F}$ to $25 \mu \mathrm{~F}$ of bulk capacitance per watt of output power. Converters switching at higher frequencies can usually use less bulk capacitance. In systems where dynamic response is critical, additional high frequency capacitors, such as ceramics, can substantially reduce voltage transients,

Power converter stability is, to a large extent, determined by the choice of output capacitor. A zero in the converter's transfer function is given by $1 /\left(2 \pi \bullet E S R \bullet C_{0}\right)$. Aluminum electrolytic ESR is highly variable with temperature, increasing by about $4 \times$ at cold temperatures, making the ESR zero frequency highly variable. Polymer electrolytic ESR is essentially flat with temperature. This characteristic simplifies loop compensation and allows for a much faster responding power supply compared to one with aluminum electrolytic capacitors. Specific details on loop compensation are given in the Compensation section of the data sheet.

## Power MOSFETs

The full-bridge power MOSFETs should be selected for their $R_{D S(O N)}$ and $B V_{D S S}$ ratings. Select the lowest $B V_{D S S}$ rated MOSFET available for a given input voltage range leaving at least a 20\% voltage margin. Conduction losses are directly proportional to $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {. }}$ Since the full-bridge has two MOSFETs in the power path most of the time, conduction losses are approximately equal to:

$$
2 \bullet R_{D S(O N)} \bullet I^{2} \text {, where } \mathrm{I}=\mathrm{I}_{0} / 2 \mathrm{~N}
$$

Switching losses in the MOSFETs are dominated by the power required to charge their gates, and turn-on and turn-off losses. At higher power levels, gate charge power is seldom a significant contributor to efficiency loss. ZVS operation virtually eliminates turn-on losses. Turn-off losses are reduced by the use of an external drain to source

## operation

snubber capacitor and/or a very low resistance turn-off driver. If synchronous rectifier MOSFETs are used on the secondary, the same general guidelines apply. Keep in mind, however, that the $B V_{\text {DSS }}$ rating needed for these can be greater than $\mathrm{V}_{\operatorname{IN}(\mathrm{MAX})} / \mathrm{N}$, depending on how well the secondary is snubbed. Without snubbing, the secondary voltage can ring to levels far beyond what is expected due to the resonant tank circuit formed between the secondary leakage inductance and the COSS (output capacitance) of the synchronous rectifier MOSFETs.

## Switching Frequency Selection

Unless constrained by other system requirements, the power converter's switching frequency is usually set as high as possible while staying within the desired efficiency target. The benefits of higher switching frequencies are many including smaller size, weight and reduced bulk capacitance. In the full-bridge phase shift converter, these principles are generally the same with the added complication of maintaining zero voltage transitions, and therefore, higher efficiency. ZVS is achieved in a finite time during the switching cycle. During the ZVS time, power is not delivered to the output; the act of ZVS reduces the maximum available duty cycle. This reduction is proportional to maximum output power since the parasitic capacitive element (MOSFETs) that increase ZVS time get larger as power levels increase. This implies an inverse relationship between output power level and switching frequency. Table 1 displays recommended maximum switching frequency vs power level for a $30 \mathrm{~V} / 75 \mathrm{~V}$ in to $3.3 \mathrm{~V} / 5 \mathrm{~V}$ out converter. Higher switching frequencies can be used if the input voltage range is limited, the output voltage is lower and/or lower efficiency can be tolerated.
Table 1.Switching Frequency vs Power Level

| <50W | 600 kHz |
| :---: | :---: |
| $<100 \mathrm{~W}$ | 450 kHz |
| $<200 \mathrm{~W}$ | 300 kHz |
| $<500 \mathrm{~W}$ | 200 kHz |
| $<1 \mathrm{~kW}$ | 150 kHz |
| $<2 \mathrm{~kW}$ | 100 kHz |

## Closing the Feedback Loop

Closing the feedback loop with the full-bridge converter involves identifying where the power stage and other system poles/zeroes are located and then designing a compensation network around the converters error amplifier to shape the frequency response to insure adequate phase margin and transient response. Additional modifications will sometimes be required in order to deal with parasitic elements within the converter that can alter the feedback response. The compensation network will vary depending on the load current range and the type of output capacitors used. In isolated applications, the compensation network is generally located on the secondary side of the power supply, around the error amplifier of the optocoupler driver, usually an LT1431or equivalent. In nonisolated systems, the compensation network is located around the LTC1922-1's error amplifier.
In current mode control, the dominant system pole is determined by the load resistance $\left(\mathrm{V}_{0} / I_{0}\right)$ and the output capacitor $1 /\left(2 \pi \cdot R_{0} \cdot C_{0}\right)$. The output capacitors ESR $1 /\left(2 \pi \cdot E S R \bullet C_{0}\right)$ introduces a zero. Excellent DC line and load regulation can be obtained if there is high loop gain at DC. This requires an integrator type of compensator around the error amplifier. A procedure is provided for deriving the required compensation components. More complex types of compensation networks can be used to obtain higher bandwidth if necessary.

Step 1. Calculate location of minimum and maximum output pole:

$$
\begin{aligned}
& \mathrm{F}_{\mathrm{P} 1(\mathrm{MIN})}=1 /\left(2 \pi \cdot \mathrm{R}_{0(\mathrm{MAX})} \cdot \mathrm{C}_{0}\right) \\
& \mathrm{FP}_{\mathrm{P} 1(\mathrm{MAX})}=1 /\left(2 \pi \cdot \mathrm{R}_{0(\mathrm{MIN})} \cdot \mathrm{C}_{0}\right)
\end{aligned}
$$

Step 2. Calculate ESR zero location:

$$
F_{Z 1}=1 /\left(2 \pi \cdot R_{E S R} \cdot C_{0}\right)
$$

Step 3. Calculate the feedback divider gain:

$$
R_{B} /\left(R_{B}+R_{T}\right) \text { or } V_{R E F} / V_{O U T}
$$

If Polymer electrolytic output capacitors are used, the ESR zero can be employed in the overall loop compensation and optimum bandwidth can be achieved. If aluminum electrolytics are used, the loop will need to be rolled off prior to the ESR zero frequency, making the loop response

## operation

slower. A linearized SPICE macromodel of the control loop is very helpful tool to quickly evaluate the frequency response of various compensation networks.
Polymer Electrolytic (see Figure 12) $1 /\left(2 \pi \mathrm{C}_{C} R_{\mid}\right)$sets a low frequency pole. $1 /\left(2 \pi \mathrm{C}_{C} R_{F}\right)$ sets the low frequency zero. The zero frequency should coincide with the worstcase lowest output pole frequency. The pole frequency and mid frequency gain $\left(R_{F} / R_{l}\right)$ should be set such so that the loop crosses over zero dB with a -1 slope at a frequency lower than (fsw/8). Use a bode plot to graphically display the frequency response. An optional higher frequency pole set by CP2 and $R_{f}$ is used to attenuate switching frequency noise.


Figure 12. Compensation for Polymer Electrolytic
Aluminum Electrolytic (see Figure 12) the goal of this compensator will be to cross over the output minimum pole frequency. Set a low frequency pole with $\mathrm{C}_{\mathrm{C}}$ and $\mathrm{R}_{\mathrm{IN}}$ at a frequency that will cross over the loop at the output pole minimum $F$, place the zero formed by $C_{C}$ and $R_{f}$ at the output pole F.

## Synchronous Rectification

The LTC1922-1 produces the precise timing signals necessary to control current doubler secondary side synchronous MOSFETs on OUTE and OUTF. Synchronous rectifiers are used in place of Schottky or Silicon diodes on the secondary side of the power supply. As MOSFET R RS(ON) levels continue to drop, significant efficiency improvements can be realized with synchronous rectification, provided that the MOSFET switch timing is optimized. An additional benefit realized with synchronous rectifiers is bipolar output current capability. These characteristics improve transient response, particularly overshoot, and improve ZVS ability at light loads.

## Current Doubler

The current doubler secondary employs two output inductors that equally share the output load current. The transformer secondary is not center-tapped. This configuration provides $2 \times$ higher output current capability compared to similarly sized single output inductor modules, hence the name. Each output inductor is twice the inductance value as the equivalent single inductor configuration and the transformer turns ratio is $1 / 2$ that of a single inductor secondary. The drive to the inductors is 180 degrees out of phase which provides partial ripple current cancellation in the output capacitor(s). Reduced capacitor ripple current lowers output voltage ripple and enhances the capacitors's reliability. The amount of ripple cancellation is related to duty cycle (see Figure 13). Although the current doubler requires an additional inductor, the inductor core volume is proportional to $\mathrm{LI}^{2}$, thus the size penalty is small. The transformer construction is simplified without a center-tap winding and the turns ratio is reduced by $1 / 2$ compared to a conventional full wave rectifier configuration.


Figure 13. Ripple Current Cancellation vs Duty Cycle

Synchronous rectification of the current doubler secondary requires two ground referenced N-channel MOSFETs. The timing of the LTC1922-1 drive signals is shown in the Timing Diagram. Synchronous rectifier turn-on is internally delayed by the LTC1922-1 after OUT (C or D) turn-off-justafter the end of a power cycle. Synchronous rectifier turn-off occurs coincident with OUT (A or B) turn-off. This gives a passive transition time margin before

## operation

the start of a new power cycle. A noninverting MOSFET driver such as the LTC1693-1 (Figure 14) is used so that a single signal transformer with secondary center tap can be employed to translate the drive signals from the primary to the secondary side. In the event of overcurrent shutdown, or UVLO condition, both synchronous rectification MOSFETs are driven on in order to protect the load circuitry.

## Full-Bridge Gate Drive

The full-bridge converter requires high current MOSFET gate driver circuitry for two ground referenced switches and two high side referred switches. Providing drive to the ground referenced switches is not too difficult as long as the traces from the gate driver chip or buffer to the gate and source leads are short and direct. Drive requirements are
further eased since all of the switches turn on with zero VDS, eliminating the "Miller" effect. Low turn-off resistance is critical, however, in order to prevent excessive turn-off losses resulting from the same Miller effects that were not an issue for turn on. The LTC1922-1 does not require the propagation delays of the high and low side drive circuits to be precisely matched as the DirectSense ZVS circuitry will adapt accordingly, unlike previous solutions. As a result, LTC1922-1 can drive a simple NPN-PNP buffer or a gate driver chip like the LTC1693-1 to provide the low side gate drive. Providing drive to the high side presents additional challenges since the MOSFET gate must be driven above the input supply. A simple circuit (Figure 15) using a single LTC1693-1, an inexpensive signal transformer, and a few discrete components provides both high side gate drives ( A and C ) reliably.


Figure 14. Isolated Drive Circuitry


Figure 15. High Side Gate Driver Circuitry

# PACKAGE DESCRIPTION 

Dimensions in inches (millimeters) unless otherwise noted.

## G Package <br> 20-Lead Plastic SSOP (0.209)

(LTC DWG \# 05-08-1640)



NOTE: DIMENSIONS ARE IN MILLIMETERS
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.152 mm ( 0.006 ") PER SIDE
**DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED $0.254 \mathrm{~mm}\left(0.010^{\prime \prime}\right)$ PER SIDE

G20 SSOP 1098

N Package
20-Lead PDIP (Narrow 0.300)
(LTC DWG \# 05-08-1510)


## TYPICAL APPLICATION

Synchronous Phase Shifted Full Bridge 48V to 3.3V, 40A Isolated Converter


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT1105 | Off-Line Switching Regulator | Built-In Isolated Regulation without Optoisolator |
| LT1681/LTC1698 | 36V to 72V Input Isolated DC/DC Converter Chipset | Synchronous Rectification; Overcurrent, Overvoltage, UVLO <br> Protection; Power Good Output Signal;h Voltage Margining; <br> Compact Solution |
| LT1683 | Ultralow Noise Push-Pull DC/DC Converter | Minimizes Conducted and Radiated EMI; Reduces Need for Filters, <br> Shields and PCB Iterations |
| LTC1693-1 | High Speed Dual MOSFET Driver | 1.5 A Peak Output Current; 4.5V $\leq \mathrm{V}_{\text {IN }} \leq 13.2 \mathrm{~V}$ |
| LT1725 | General Purpose Isolated Flyback Controller | 48 V to 5V Conversion; No Optoisolator Required |

