## FEATURES

40 MHz correlated double sampler (CDS) 0 dB to 18 dB , 9 -bit variable gain amplifier (VGA) 40 MSPS analog-to-digital converter (ADC) Optical black clamp (CLPOB) with variable level control Complete on-chip timing driver
Precision Timing core with < $\mathbf{5 5 0}$ ps resolution
On-chip 3 V horizontal and RG drivers
4-phase H -clock mode
100-lead, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$, CSP_BGA package

## APPLICATIONS

Signal processor for dual-channel CCD outputs
Digital still cameras
Digital video cameras
High speed digital imaging applications

## GENERAL DESCRIPTION

The AD9942 is a highly integrated dual-channel CCD signal processor for digital still camera applications. Each channel is specified at pixel rates of up to 40 MHz . The AD9942 consists of a complete analog front end with analog-to-digital conversion, combined with a programmable timing driver. The Precision Timing core allows high speed clocks to be adjusted with 550 ps resolution.

The analog front end uses black level clamping and includes a VGA, a 40 MSPS ADC, and a CDS. The timing driver provides the high speed CCD clock drivers for RG_A and RG_B, as well as the H1A to H4A and H1B to H4B outputs. The 6-wire serial interface is used to program the AD9942.

Available in a space-saving, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$, CSP_BGA package, the AD9942 is specified over an operating temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


Rev. A

## AD9942

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
General Specifications ..... 3
Digital Specifications ..... 4
Analog Specifications ..... 5
Channel-to-Channel Specifications ..... 6
Timing Specifications ..... 7
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
ESD Caution ..... 8
Pin Configuration and Function Descriptions ..... 9
Terminology ..... 11
Equivalent Input/Output Circuits ..... 12
Typical Performance Characteristics ..... 13
System Overview ..... 14
Serial Interface Timing ..... 15
Complete Register Listing ..... 16
Channel A and Channel B Precision Timing ..... 19
High Speed Timing Generation ..... 19
Timing Resolution ..... 19
REVISION HISTORY
8/06-Rev. 0 to Rev. A
Changes to Table 3 ..... 5
Changes to Table 13 ..... 17
Change to Channel A and Channel B Variable Gain Amplifier Section. ..... 28
Updated Outline Dimensions ..... 33
1/05-Revision 0: Initial Version
High Speed Clock Programmability ..... 19
H Driver and RG Outputs ..... 21
Digital Data Outputs ..... 21
Channel A and Channel B Horizontal Clamping and Blanking. ..... 22
Individual CLPOB and PBLK Sequences. ..... 22
Individual HBLK Sequences ..... 22
Channel A and Channel B Special HBLK Patterns. ..... 24
Horizontal Sequence Control ..... 24
H-Counter Synchronization ..... 25
Channel A and Channel B Power-Up Procedure ..... 26
Channel A and Channel B Analog Front End Operation ..... 27
DC Restore ..... 27
Correlated Double Sampler ..... 27
Channel A and Channel B Variable Gain Amplifier ..... 28
Channel A and Channel B ADC ..... 28
Channel A and Channel B CLPOB ..... 28
Channel A and Channel B Digital Data Outputs. ..... 28
Applications Information ..... 29
Circuit Configuration ..... 29
Grounding/Decoupling Recommendations ..... 29
Driving the CLI Input ..... 31
Horizontal Timing Sequence Example ..... 31
Outline Dimensions ..... 33
Ordering Guide ..... 33

## SPECIFICATIONS

## GENERAL SPECIFICATIONS

$\mathrm{X}=\mathrm{A}, \mathrm{B}$.
Table 1.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| TEMPERATURE RANGE |  |  |  |  |
| Operating | -25 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| MAXIMUM CLOCK RATE | 40 |  |  | MHz |
| POWER SUPPLY VOLTAGE |  |  |  |  |
| AVDD_X, TCVDD_X (AFE, Timing Core) | 2.7 | 3.0 | 3.6 | V |
| HVDD_X (H1X to H4X Drivers) | 2.7 | 3.0 | 3.6 | V |
| RGVDD_X (RG_X Driver) | 2.7 | 3.0 | 3.6 | V |
| DRVDD_X (D0 to D13 Drivers) | 2.7 | 3.0 | 3.6 | V |
| DVDD_X (Digital) | 2.7 | 3.0 | 3.6 | V |
| POWER DISSIPATION FOR EACH CHANNEL <br> ( $40 \mathrm{MHz}, 3$ V Supplies, 100 pF H 1 X to H4X Loading, 10 pF RG_X Loading) |  |  |  |  |
| Power from AVDD_X |  | 110 |  | mW |
| Power from TCVDD_X |  | 33 |  | mW |
| Power from HVDD_X ${ }^{1}$ |  | 160 |  | mW |
| Power from RGVDD_X |  | 13 |  | mW |
| Power from DRVDD_X |  | 15 |  | mW |
| Power from DVDD_X |  | 40 |  | mW |
| Total Shutdown Mode |  | 2 |  | mW |

[^0]
## AD9942

## DIGITAL SPECIFICATIONS

$\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{max}}, \mathrm{AVDD}_{-} \mathrm{X}=\mathrm{DVDD} \_\mathrm{X}=\mathrm{DRVDD} \_\mathrm{X}=\mathrm{HVDD}_{-} \mathrm{X}=\mathrm{RGVDD} \_\mathrm{X}=2.7 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, unless otherwise noted. $\mathrm{X}=\mathrm{A}, \mathrm{B}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\text {IH }}$ | 2.1 |  |  | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.6 | V |
| High Level Input Current | $\mathrm{IH}_{\mathrm{H}}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Low Level Input Current | ILI |  | 10 |  | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  | 10 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |
| High Level Output Voltage, I о $=2 \mathrm{~mA}$ | Vor | 2.2 |  |  | V |
| Low Level Output Voltage, lot $=2 \mathrm{~mA}$ | VoL |  |  | 0.5 | V |
| CLI INPUT |  |  |  |  |  |
| High Level Input Voltage (TCVDD_X/2 + 0.5 V ) | $\mathrm{V}_{\mathrm{H}-\mathrm{CLI}}$ | 1.85 |  |  | V |
| Low Level Input Voltage | VIL-CLI |  |  | 0.85 | V |
| RG_X AND H1X TO H4X DRIVER OUTPUTS |  |  |  |  |  |
| High Level Output Voltage (RGVDD_X - 0.5 V and HVDD_X - 0.5 V ) | Vor | 2.2 |  |  | V |
| Low Level Output Voltage | Vol |  |  | 0.5 | V |
| Maximum Output Current (Programmable) |  |  | 30 |  | mA |
| Maximum Load Capacitance |  | 100 |  |  | pF |

## ANALOG SPECIFICATIONS

$\mathrm{T}_{\mathrm{min}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD} \_\mathrm{X}=\mathrm{DVDD} \_\mathrm{X}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLI}}=40 \mathrm{MHz}$, typical timing specifications, unless otherwise noted. $\mathrm{X}=\mathrm{A}, \mathrm{B}$.
Table 3.

| Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDS <br> Gain <br> Allowable CCD Reset Transient ${ }^{1}$ <br> Max Input Range Before Saturation Max CCD Black Pixel Amplitude | 1.0 | $\begin{aligned} & 0 \\ & 500 \\ & \pm 100 \end{aligned}$ |  | dB <br> mV <br> Vp-p <br> mV | Measured at 12 dB VGA gain <br> ( $\mathrm{Typ}=70 \mathrm{mV}$ at 15 dB and 50 mV at 18 dB ) |
| VARIABLE GAIN AMPLIFIER (VGA_X) <br> Max Input Range <br> Max Output Range <br> Gain Control Resolution <br> Gain Monotonicity <br> Gain Range <br> Min Gain (Code 0) <br> Max Gain (Code 511) | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | 512 <br> Guaranteed <br> 0 <br> 18 |  | V p-p <br> Vp-p <br> Steps <br> dB <br> dB |  |
| CLPOB <br> Clamp Level Resolution Clamp Level Min Clamp Level Max Clamp Level |  | $\begin{aligned} & 256 \\ & 0 \\ & 1023 \end{aligned}$ |  | $\begin{aligned} & \text { Steps } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ | 4 LSB/step <br> Measured at ADC output |
| CHN_A AND CHN_B ADC <br> Differential Nonlinearity (DNL) <br> No Missing Codes Full-Scale Input Voltage | -1.0 | $\begin{aligned} & \pm 0.5 \\ & \text { Guaranteed } \\ & 2.0 \end{aligned}$ | +1.0 | $\begin{aligned} & \text { LSB } \\ & \mathrm{V} \end{aligned}$ |  |
| VOLTAGE REFERENCE <br> Reference Top Voltage (REFT_X) <br> Reference Bottom Voltage (REFB_X) |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| SYSTEM PERFORMANCE <br> VGA Gain Accuracy <br> Min Gain (Code 0) <br> Max Gain (Code 511) <br> Peak Nonlinearity, 500 mV Input Signal <br> Total Output Noise <br> Power Supply Rejection (PSR) | $\begin{gathered} -0.5 \\ 17.5 \end{gathered}$ | $\begin{aligned} & 0 \\ & 18 \\ & 0.15 \\ & 3 \\ & 50 \end{aligned}$ | +0.5 18.5 | dB <br> dB <br> \% <br> LSB rms <br> dB | Specifications include entire signal chain <br> 12 dB gain applied <br> AC grounded input, 6 dB gain applied <br> Measured with step change on supply |

${ }^{1}$ Input signal characteristics defined as follows:


## AD9942

## CHANNEL-TO-CHANNEL SPECIFICATIONS

$\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}_{\mathrm{X}}=\mathrm{XVDD} \_\mathrm{X}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLI}}=40 \mathrm{MHz}$, typical timing specifications, unless otherwise noted. $\mathrm{X}=\mathrm{A}, \mathrm{B}$.
Table 4.

| Parameter | Min $\quad$ Typ | Unit | Notes |
| :--- | :--- | :--- | :--- |
| CHANNEL A/CHANNEL B OUTPUT <br> CODE MATCHING ERROR |  |  |  |
| CROSSTALK ERROR | $<1.0 \%$ | dB | VGA $=6 \mathrm{~dB}, 12 \mathrm{~dB}$, and 18 dB conditions. |
| Channel A to Channel B | -84 | dB | VGA $=6 \mathrm{~dB}, 12 \mathrm{~dB}$ and 18 dB conditions. <br> Full-scale step applied to Channel A while <br> measuring response on Channel B. <br> Full-scale step applied to Channel B while <br> measuring response on Channel A. |

[^1]
## TIMING SPECIFICATIONS

$C_{L}=20 \mathrm{pF}, \mathrm{f}_{\mathrm{CLI}}=40 \mathrm{MHz}$, serial timing in Figure 14 and Figure 15, unless otherwise noted. $\mathrm{X}=\mathrm{A}, \mathrm{B}$.
Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MASTER CLOCK (CLI_X) (See Figure 16) <br> CLI_X Clock Period <br> CLI_X High/Low Pulse Width <br> Delay from CLI_X to Internal Pixel Period Position (See Figure 16) | $t_{A D C}$ tclidu | $\begin{aligned} & 25.0 \\ & 10.0 \end{aligned}$ | 12.5 6 | 15.0 | $\begin{array}{\|l\|} \hline \mathrm{ns} \\ \mathrm{~ns} \end{array}$ ns |
| CLPOB_X PULSE WIDTH (Programmable) ${ }^{1}$ | tcob | 2 | 20 |  | Pixels |
| SAMPLE CLOCKS (See Figure 17) SHP_X Rising Edge to SHD_X Rising Edge | $\mathrm{t}_{51}$ | 11.2 | 12.5 |  | ns |
| DATA OUTPUTS (See Figure 19 and Figure 20) Output Delay from Programmed Edge Pipeline Delay | tod |  | $\begin{aligned} & 6 \\ & 11 \end{aligned}$ |  | ns Cycles |
| SERIAL INTERFACE <br> Maximum SCK_X Frequency <br> SL_X to SCK_X Setup Time <br> SCK to SL_X Hold Time <br> SDATA_X Valid to SCK_X Rising Edge Setup <br> SCK_X Falling Edge to SDATA_X Valid Hold <br> SCK_X Falling Edge to SDATA_X Valid Read | fsclk <br> tıs <br> tLH <br> tos <br> toh <br> tDv | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ |  |  | MHz <br> ns <br> ns <br> ns <br> ns <br> ns |

${ }^{1}$ Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp reference.

## AD9942

## ABSOLUTE MAXIMUM RATINGS

Table 6. Ratings ( $\mathrm{X}=\mathrm{A}, \mathrm{B}$ )

| Parameter | Rating |
| :--- | :--- |
| AVDD_X and TCVDD_X to AVSS_X | -0.3 V to +3.9 V |
| HVDD_X and RGVDD_X to | -0.3 V to +3.9 V |
| HVSS_X and RGVSS_X | -0.3 V to +3.9 V |
| DVDD_X and DRVDD_X to |  |
| DVSS_X and DRVSS_X | -0.3 V to +0.3 V |
| Any VSS_X to Any VSS_X | -0.3 V to DRVDD +0.3 V |
| Digital Outputs to DRVSS_X | -0.3 V to DVDD + 0.3 V |
| SCK_X, SL_X, and SDATA_X to | -0.3 V to RGVDD +0.3 V |
| DVSS_X | -0.3 V to HVDD +0.3 V |
| RG_X to RGVSS_X | -0.3 V to AVDD + 0.3 V |
| H1X to H4X to HVSS_X | $150^{\circ} \mathrm{C}$ |
| REFT_X, REFB_X, and CCDIN_X to |  |
| AVSS_X | $300^{\circ} \mathrm{C}$ |
| Junction Temperature |  |
| Lead Temperature (10 sec) |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE
100-lead, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$, CSP_BGA package: $\theta_{\mathrm{JA}}=38.3^{\circ} \mathrm{C} / \mathrm{W}^{1}$
${ }^{1} \theta_{\text {JA }}$ is measured using a 4-layer PCB with the exposed paddle soldered to the board.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 7. Pin Function Descriptions

| Ball Location | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| B2 | SL_A | DI | 6-Wire Serial Load for Channel A |
| C2 | SDATA_A | DI | 6-Wire Serial Data for Channel A |
| D2 | SCK_A | DI | 6-Wire Serial Clock for Channel A |
| C1 | REFT_A | AO | Reference Top Decoupling for Channel A (decouple with $1.0 \mu \mathrm{~F}$ to AVSS_A) |
| D1 | REFB_A | AO | Reference Bottom Decoupling for Channel A (decouple with $1.0 \mu \mathrm{~F}$ to AVSS_A) |
| A1 | CCDIN_A | AI | Analog Input for Channel A CCD Signal (connect through series $0.1 \mu \mathrm{~F}$ capacitor) |
| F4 | H1A | DO | CCD Horizontal Clock 1 for Channel A |
| F3 | H2A | DO | CCD Horizontal Clock 2 for Channel A |
| D4 | H3A | DO | CCD Horizontal Clock 3 for Channel A |
| D3 | H4A | DO | CCD Horizontal Clock 4 for Channel A |
| B4 | RG_A | DO | CCD Reset Gate Clock for Channel A |
| J2 | DRVSS_A | P | Digital Driver Ground for Channel A |
| K3 | DRVDD_A | P | Digital Driver Supply for Channel A |
| E3 | HVSS_A | P | H1A to H4A Driver Ground for Channel A |
| E4 | HVDD_A | P | H1A to H4A Driver Supply for Channel A |
| C3 | RGVSS_A | P | RG_A Driver Ground for Channel A |
| C4 | RGVDD_A | P | RG_A Driver Supply for Channel A |
| B3 | TCVSS_A | P | Analog Ground for Channel A Timing Core |
| A4 | TCVDD_A | P | Analog Supply for Channel A Timing Core |
| B1 | AVSS_A | P | Analog Ground for Channel A |
| A2 | AVDD_A | P | Analog Ground for Channel A |
| F2 | DVSS_A | P | Digital Ground for Channel A |
| F1 | DVDD_A | P | Digital Supply for Channel A |
| E2 | VD_A | DI | Vertical Sync Pulse for Channel A |
| E1 | HD_A | DI | Horizontal Sync Pulse for Channel A |
| B8 | SL_B | DI | 6-Wire Serial Load for Channel B |
| C8 | SDATA_B | DI | 6-Wire Serial Data for Channel B |
| D8 | SCK_B | DI | 6-Wire Serial Clock for Channel B |
| C7 | REFT_B | AO | Reference Top Decoupling for Channel B (decouple with $1.0 \mu \mathrm{~F}$ to AVSS_B) |
| D7 | REFB_B | AO | Reference Bottom Decoupling for Channel B (decouple with $1.0 \mu \mathrm{~F}$ to AVSS_B) |
| A7 | CCDIN_B | AI | Analog Input for Channel B CCD Signal (connect through series $0.1 \mu \mathrm{~F}$ capacitor) |
| F10 | H1B | DO | CCD Horizontal Clock 1 for Channel B |
| F9 | H2B | DO | CCD Horizontal Clock 2 for Channel B |
| D10 | H3B | DO | CCD Horizontal Clock 3 for Channel B |

## AD9942

| Ball Location | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| D9 | H4B | DO | CCD Horizontal Clock 4 for Channel B |
| B10 | RG_B | DO | CCD Reset Gate Clock for Channel B |
| J8 | DRVSS_B | P | Digital Driver Ground for Channel B |
| K9 | DRVDD_B | P | Digital Driver Supply for Channel B |
| E9 | HVSS_B | P | H1B to H4B Driver Ground for Channel B |
| E10 | HVDD_B | P | H1B to H4B Driver Supply for Channel B |
| C9 | RGVSS_B | P | RG_B Driver Ground for Channel B |
| C10 | RGVDD_B | P | RG_B Driver Supply for Channel B |
| B9 | TCVSS_B | P | Analog Ground for Channel B Timing Core |
| A10 | TCVDD_B | P | Analog Supply for Channel B Timing Core |
| B7 | AVSS_B | P | Analog Ground for Channel B |
| A8 | AVDD_B | P | Analog Ground for Channel B |
| F8 | DVSS_B | P | Digital Ground for Channel B |
| F7 | DVDD_B | P | Digital Supply for Channel B |
| E8 | VD_B | DI | Vertical Sync Pulse for Channel B |
| E7 | HD_B | DI | Horizontal Sync Pulse for Channel B |
| A3 | CLI_A | DI | Master Clock Input for Channel A |
| G1 | D0_A | DO | Data Output Channel A |
| H1 | D1_A | DO | Data Output Channel A |
| J1 | D2_A | DO | Data Output Channel A |
| K1 | D3_A | DO | Data Output Channel A |
| G2 | D4_A | DO | Data Output Channel A |
| H2 | D5_A | DO | Data Output Channel A |
| K2 | D6_A | DO | Data Output Channel A |
| G3 | D7_A | DO | Data Output Channel A |
| H3 | D8_A | DO | Data Output Channel A |
| J3 | D9_A | DO | Data Output Channel A |
| K4 | D10_A | DO | Data Output Channel A |
| J4 | D11_A | DO | Data Output Channel A |
| H4 | D12_A | DO | Data Output Channel A |
| G4 | D13_A | DO | Data Output Channel A |
| A5, B5, C5, D5, E5, F5, G5, H5, J5, K5, A6, B6, C6, D6, E6, F6, G6, H6, J6, K6 | GND | P | Ground Connection |
| A9 | CLI_B | DI | Master Clock Input for Channel B |
| G7 | D0_B | DO | Data Output Channel B |
| H7 | D1_B | DO | Data Output Channel B |
| J7 | D2_B | DO | Data Output Channel B |
| K7 | D3_B | DO | Data Output Channel B |
| G8 | D4_B | DO | Data Output Channel B |
| H8 | D5_B | DO | Data Output Channel B |
| K8 | D6_B | DO | Data Output Channel B |
| G9 | D7_B | DO | Data Output Channel B |
| H9 | D8_B | DO | Data Output Channel B |
| J9 | D9_B | DO | Data Output Channel B |
| K10 | D10_B | DO | Data Output Channel B |
| J10 | D11_B | DO | Data Output Channel B |
| H10 | D12_B | DO | Data Output Channel B |
| G10 | D13_B | DO | Data Output Channel B |

${ }^{1} \mathrm{AI}=$ analog input, $\mathrm{AO}=$ analog output, $\mathrm{DI}=$ digital input, $\mathrm{DO}=$ digital output, $\mathrm{P}=$ power.

## TERMINOLOGY

## Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore, every code must have a finite width. No missing codes guaranteed to 12-bit resolution indicates that all 4096 codes must be present over all operating conditions.

## Peak Nonlinearity

Peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the AD9942 from a true straight line. The point used as zero scale occurs 0.5 LSB before the first code transition. Positive full scale is defined as a level 1 LSB and 0.5 LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a percentage of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC's full-scale range.

## Total Output Noise

The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB and represents the rms noise level of the total signal chain at the specified gain setting. The output noise can be converted to an equivalent voltage, using the relationship

$$
1 \mathrm{LSB}=\left(\text { ADC full scale } 2^{n} \text { codes }\right)
$$

where $n$ is the bit resolution of the ADC. For the AD9942, 1 LSB is approximately $122.0 \mu \mathrm{~V}$.

## Power Supply Rejection (PSR)

The PSR is measured with a step change applied to the supply pins. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage.

## Matching Error

The matching error refers to the Channel A to Channel B mismatch after post-ADC correction calibration has been applied to remove gain error between Channel A and Channel B.

## Crosstalk

The crosstalk is measured while applying a full-scale step to one channel and measuring the interference on the opposite channel.

$$
\text { Crosstalk }(\mathrm{dB})=20 \times \log \left(\frac{\text { Interference }(L S B)}{16,384}\right)
$$

## AD9942

## EQUIVALENT INPUT/OUTPUT CIRCUITS

$\mathrm{X}=\mathrm{A}, \mathrm{B}$.


Figure 3. CCDIN_X


Figure 4. CLI_X


Figure 6. Digital Inputs


Figure 7. H1X to H4X and RG_X


Figure 5. Data Outputs D0_X to D13_X

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. DNL for Channel $A$ and Channel B


Figure 9. INL Performance for Channel A and Channel B


Figure 10. Noncalibrated Channel A/Channel B Ratio

## AD9942

## SYSTEM OVERVIEW



Figure 11. Typical Application

Figure 11 shows the typical system application diagram for the AD9942. The CCD output is processed by the AD9942 AFE circuitry, which consists of a CDS, a VGA, a CLPOB, and an ADC. The digitized pixel information is sent to the digital image processor chip, where all postprocessing and compression occurs. To operate the CCD, CCD timing parameters are programmed from the image processor to the AD9942 through the 6 -wire serial interface. From the system master clock, CLI, which is provided by the image processor, the device generates the high speed CCD clocks and internal AFE clocks. All AD9942 clocks are synchronized with VD_X and HD_X. The CLPOB is programmed and generated internally.


Figure 12. Vertical and Horizontal Counters

The H drivers for H1A to H4A, H1B to H4B, RG_A, and RG_B are included in the AD9942, allowing these clocks to be directly connected to the CCD. An H driver voltage of 3 V is supported in the AD9942.

Figure 12 shows the horizontal and vertical counter dimensions for the device. All internal horizontal clocking is programmed using these dimensions to specify line and pixel locations.


Figure 13. Maximum VD_X/HD_X Dimensions

## SERIAL INTERFACE TIMING

All of the AD9942 internal registers are accessed through a 6 -wire serial interface. Each register consists of an 8 -bit address and a 24 -bit data-word. Both the 8 -bit address and the 24 -bit data-word are written starting with the LSB. To write to each register, a 32-bit operation is required, as shown in Figure 14. Although many registers are less than 24 bits wide, all 24 bits must be written for each register. If the register is only 16 bits wide, then the upper 8 bits can be filled with 0 s during the serial write operation. If fewer than 24 bits are written, the register is not updated with new data.

Figure 15 shows a more efficient way to write to the registers by using the AD9942 address auto-increment capability. In this method, the lowest desired address is written first, followed by multiple 24-bit data-words. Each new 24 -bit data-word is written automatically to the next highest register address. By eliminating the need to write each 8 -bit address, faster register loading is achieved. The address auto-increment function can be used, starting with any register location, to write to as few as two registers or to as many as the entire register space.


Figure 14. Serial Write Operation


Figure 15. Continuous Serial Write Operation

## AD9942

## COMPLETE REGISTER LISTING

In Table 8 through Table 16, note the following:

- All addresses and default values are expressed in hexadecimal format.
- All registers are VD_X/HD_X updated as shown in Figure 14, except for the registers indicated in Table 8, which are SL_X updated.
- Each channel is programmed independently using the 5-wire serial interface. Both channels can be programmed with the same register values by tying the SL_A and SL_B signals together and the SDATA_A and SDATA_B signals together.

Table 8. Updated Registers upon Rising Edge of SL_X

| Register | Description |
| :--- | :--- |
| OPRMODE | AFE operation modes |
| CTLMODE | AFE control modes |
| SW_RESET | Software reset bit |
| TGCORE_RSTB | Reset bar signal for internal TG core |
| PREVENTUPDATE | Prevents update of registers |
| VDHDEDGE | VD/HD active edge |
| FIELDVAL | Resets internal field pulse |
| HBLKRETIME | Retimes the HBLK to internal clock |
| H1CONTROL | H1 polarity control |
| RGCONTROL | RG signal control polarity |
| DRVCONTROL | Drive-strength control |
| SAMPCONTROL | SHP/SHD sample control |
| DOUTPHASE | DOUT phase control |

Table 9. CHN_A and CHN_B AFE Register Map

| Address | Data Bit Content | Default (Hex) | Name | Description |
| :--- | :--- | :--- | :--- | :--- |
| 00 | $[11: 0]$ | 4 | OPRMODE | AFE operation modes (see Table 15). |
| 01 | $[9: 0]$ | 0 | TESTMODE | Internal test mode. Should always be set $=0$. |
| 02 | $[7: 0]$ | 80 | CLAMP LEVEL | CLPOB level. |
| 03 | $[11: 0]$ | 4 | CTLMODE | AFE control modes (see Table 16). |
| 04 | $[17: 0]$ | 0 | TESTMODE | Test operation only. Set $=0$. |
| 05 | $[17: 0]$ | 0 | TESTMODE | Test operation only. Set $=0$. |

Table 10. CHN_A and CHN_B Miscellaneous Register Map

| Address | Data Bit Content | Default (Hex) | Name | Description |
| :---: | :---: | :---: | :---: | :---: |
| 10 | [0] | 0 | SW_RST | Software reset. 1 = reset all registers to default, then self-clear back to 0. |
| 11 | [0] | 0 | OUT_CONTROL | Output control. $0=$ make all dc outputs inactive. |
| 12 | [0] | 0 | TGCORE_RSTB | Timing core reset bar. $0=$ reset TG core; $1=$ resume operation. |
| 13 | [11:0] | 0 | UPDATE | Serial update. Sets the line (HD) within the field to update serial data. |
| 14 | [0] | 0 | PREVENTUPDA TE | Prevents the update of the VD-updated registers. 1 = prevent update. |
| 15 | [0] | 0 | VDHDEDGE | VD/HD active edge. <br> $0=$ falling edge triggered; $1=$ rising edge triggered. |
| 16 | [1:0] | 0 | FIELDVAL | Field value sync. $0=$ next field $0 ; 1=$ next field $1 ; 2 / 3=$ next field 2. |
| 17 | [0] | 0 | HBLKRETIME | Retime HBLK to internal H1 clock. Preferred setting is 1 . Setting to 1 adds one cycle delay to HBLK toggle positions. |
| 18 | [1:0] | 0 | TEST MODE | Internal test mode. Should always be set $=0$. |
| 19 | [0] | 0 | TEST MODE | Internal test mode. Should always be set $=0$. |
| 1A | [0] | 0 | TEST MODE | Internal test mode. Should always be set $=0$. |
| E8 | [2:0] |  | TEST MODE | Internal test mode. Should always be set $=0$. |
|  | [11:3] | 0 | VGAGAIN | VGA gain control. |

Table 11. CHN_A and CHN_B CLPOB Register Map

| Address | Data Bit Content | Default (Hex) | Name | Description (the CLPOBSCPO Always Starts at Line 0) |
| :---: | :---: | :---: | :---: | :---: |
| 20 | [3:0] | F | CLPOBPOL | Start polarities for CLPOB Sequences $0,1,2$, and 3. |
| 21 | [23:0] | FFFFFF | CLPOBTOG_0 | Sequence 0. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 22 | [23:0] | FFFFFF | CLPOBTOG_1 | Sequence 1. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 23 | [23:0] | FFFFFF | CLPOBTOG_2 | Sequence 2. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 24 | [23:0] | FFFFFF | CLPOBTOG_3 | Sequence 3. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 25 | [7:0] | 00 | CLPOBSPTR | CLPOB sequence pointers for Region 0 [1:0], 1 [3:2], 2 [5:4], and 3 [7:6]. |
| 26 | [11:0] | FFF | CLPOBSCP1 | CLPOB sequence-Change Position 1. |
| 27 | [11:0] | FFF | CLPOBSCP2 | CLPOB sequence-Change Position 2. |
| 28 | [11:0] | FFF | CLPOBSCP3 | CLPOB sequence-Change Position 3. |

Table 12. PBLK Register Map

| Address | Data Bit Content | Default (Hex) | Name | Description (the PBLKSCPO Always Starts at Line 0) |
| :--- | :--- | :--- | :--- | :--- |
| 30 | $[3: 0]$ | F | PBLKPOL | Start polarities for PBLK Sequences 0, 1, 2, and 3. |
| 31 | $[23: 0]$ | FFFFFF | PBLKTOG_0 | Sequence 0. Toggle Position $1[11: 0]$ and Toggle Position 2 [23:12]. |
| 32 | $[23: 0]$ | FFFFFF | PBLKTOG_1 | Sequence 1. Toggle Position $1[11: 0]$ and Toggle Position 2 [23:12]. |
| 33 | $[23: 0]$ | FFFFFF | PBLKTOG_2 | Sequence 2. Toggle Position $1[11: 0]$ and Toggle Position $2[23: 12]$. |
| 34 | $[23: 0]$ | FFFFFF | PBLKTOG_3 | Sequence 3. Toggle Position $1[11: 0]$ and Toggle Position $2[23: 12]$. |
| 35 | $[7: 0]$ | 00 | PBLKSPTR | PBLK Sequence Pointers for Region $0[1: 0], 1[3: 2], 2[5: 4]$, and $3[7: 6]$. |
| 36 | $[11: 0]$ | FFF | PBLKSCP1 | PBLK sequence—Change Position 1. |
| 37 | $[11: 0]$ | FFF | PBLKSCP2 | PBLK sequence—Change Position 2. |
| 38 | $[11: 0]$ | FFF | PBLKSCP3 | PBLK sequence—Change Position 3. |

Table 13. HBLK Register Map

| Address | Data Bit Content | Default (Hex) | Name | Description (the HBLKSCPO Always Starts at Line 0) |
| :---: | :---: | :---: | :---: | :---: |
| 40 | [0] | 0 | TESTMODE | Test mode. Always set $=0$ if accessed. |
| 41 | [0] | 0 | TESTMODE | Test mode. Always set $=0$ if accessed. |
| 42 | [0] | 1 | TESTMODE | Test mode. Always set $=1$ if accessed. |
| 43 | [3:0] | F | HBLKMASK | HBLK internal masking polarity. $0=$ mask H1 low; $1=$ mask H1 high. |
| 44 | [23:0] | FFFFFF | HBLKTOG12_0 | Sequence 0. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 45 | [23:0] | FFFFFF | HBLKTOG34_0 | Sequence 0. Toggle Position 3 [11:0] and Toggle Position 4 [23:12]. |
| 46 | [23:0] | FFFFFF | HBLKTOG56_0 | Sequence 0. Toggle Position 5 [11:0] and Toggle Position 6 [23:12]. |
| 47 | [23:0] | FFFFFF | HBLKTOG12_1 | Sequence 1. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 48 | [23:0] | FFFFFF | HBLKTOG34_1 | Sequence 1. Toggle Position 3 [11:0] and Toggle Position 4 [23:12]. |
| 49 | [23:0] | FFFFFF | HBLKTOG56_1 | Sequence 1. Toggle Position 5 [11:0] and Toggle Position 6 [23:12]. |
| 4A | [23:0] | FFFFFF | HBLKTOG12_2 | Sequence 2. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 4B | [23:0] | FFFFFF | HBLKTOG34_2 | Sequence 2. Toggle Position 3 [11:0] and Toggle Position 4 [23:12]. |
| 4 C | [23:0] | FFFFFF | HBLKTOG56_2 | Sequence 2. Toggle Position 5 [11:0] and Toggle Position 6 [23:12]. |
| 4D | [23:0] | FFFFFF | HBLKTOG12_3 | Sequence 3. Toggle Position 1 [11:0] and Toggle Position 2 [23:12]. |
| 4E | [23:0] | FFFFFF | HBLKTOG34_3 | Sequence 3. Toggle Position 3 [11:0] and Toggle Position 4 [23:12]. |
| 4F | [23:0] | FFFFFF | HBLKTOG56_3 | Sequence 3. Toggle Position 5 [11:0] and Toggle Position 6 [23:12]. |
| 50 | [7:0] | 00 | HBLKSPTR | HBLK sequence pointers for Region 0 [1:0], 1 [3:2], 2 [ $5: 4]$, and 3 [7:6]. |
| 51 | [11:0] | FFF | HBLKSCP1 | HBLK sequence-Change Position 1. |
| 52 | [11:0] | FFF | HBLKSCP2 | HBLK sequence-Change Position 2. |
| 53 | [11:0] | FFF | HBLKSCP3 | HBLK sequence-Change Position 3. |

## AD9942

Table 14. CHN_A and CHN_B H1 to H4, RG, SHP, SHD Register Map

| Address | Data Bit Content | Default (Hex) | Name | Description |
| :---: | :---: | :---: | :---: | :---: |
| 60 | [12:0] | 01001 | H1CONTROL | H1 signal control. Polarity [0] (0 = inversion; $1=$ no inversion). <br> H1 positive edge location [6:1]. <br> H 1 negative edge location [12:7]. |
| 61 | [12:0] | 00801 | RGCONTROL | RG signal control. Polarity [0] ( $0=$ inversion; $1=$ no inversion ). RG positive-edge location [6:1]. RG negative-edge location [12:7]. |
| 62 | [14:0] | 0 | DRVCONTROL | Drive-strength control for H1X [2:0], H2X [5:3], H3X [8:6], H4X [11:9], and RG_X [14:12]. <br> Drive-current values: $0=$ off, $1=4.3 \mathrm{~mA}, 2=8.6 \mathrm{~mA}, 3=12.9 \mathrm{~mA}$, $4=17.2 \mathrm{~mA}, 5=21.5 \mathrm{~mA}, 6=25.8 \mathrm{~mA}, 7=30.1 \mathrm{~mA}$. |
| 63 | [11:0] | 00024 | SAMPCONTROL | SHP/SHD sample control. SHP sampling location [5:0]. SHD sampling location [11:6]. |
| 64 | [5:0] | 0 | DOUTPHASE | DOUT phase control. |

Table 15. CHN_A and CHN_B AFE Operation Register Detail

| Address | Data Bit Content | Default (Hex) | Name | Description |
| :--- | :--- | :--- | :--- | :--- |
| 00 | $[1: 0]$ | 0 | PWRDOWN | $0=$ normal operation; $1=$ reference standby; $2 / 3=$ total power-down. |
|  | $[2]$ | 1 | CLPENABLE | $0=$ disable CLPOB; $1=$ enable CLPOB. |
|  | $[3]$ | 0 | CLPSPEED | $0=$ select normal CLPOB settling; $1=$ select fast CLPOB settling. |
|  | $[4]$ | 0 | FASTUPDATE | $0=$ ignore VGA update; $1=$ very fast clamping when VGA is updated. |
|  | $[5]$ | 0 | PBLK_LVL | DOUT value during PBLK; $0=$ blank to zero; $1=$ blank to clamp level. |
|  | $[7: 6]$ | 0 | TESTMODE | Internal test mode. Should always be set $=3$. |
|  | $[8]$ | 0 | DCBYP | $0=$ enable dc restore circuit; $1=$ bypass dc restore circuit during PBLK. |
|  | $[9]$ | 0 | TESTMODE | Test operation only. Set $=0$. |
|  | $[11: 10]$ | 0 | TESTMODE | Test operation only. Set $=0$. |

Table 16. CHN_A and CHN_B AFE Control Register Detail

| Address | Data Bit Content | Default (Hex) | Name | Description |
| :--- | :--- | :--- | :--- | :--- |
| 03 | $[1: 0]$ | 0 | TESTMODE | Test operation only. Set $=0$. |
|  | $[2]$ | 1 | TESTMODE | Test operation only. Set $=0$. |
|  | $[3]$ | 0 | DOUTDISABLE | $0=$ data outputs are driven; $1=$ data outputs are three-stated. |
|  | $[4]$ | 0 | DOUTLATCH | $0=$ latch data outputs with DOUT phase; $1=$ output latch transparent. |
|  | $[5]$ | 0 | GRAYENCODE | $0=$ binary encode data outputs; $1=$ gray encode data outputs. |

## CHANNEL A AND CHANNEL B PRECISION TIMING

## HIGH SPEED TIMING GENERATION

The AD9942 generates flexible, high speed timing signals using the Precision Timing core for both channels. This core is the foundation for generating the timing used for both the CCD and the AFE, the reset gate RG_X, the horizontal drivers H1X to H4X, and the SHP/SHD sample clocks. A unique architecture makes it routine for the system designer to optimize image quality by providing precise control over the horizontal CCD readout and the AFE correlated double sampling.

## TIMING RESOLUTION

The Precision Timing core uses a $1 \times$ master clock input (CLI) as a reference. This clock should be the same as the CCD pixel clock frequency. Figure 16 illustrates how the internal timing core divides the master clock period into 48 steps or edge positions. Therefore, the edge resolution of the Precision Timing core is ( $\mathrm{t}_{\mathrm{cLI}} / 48$ ). For more information on using the CLI input, see the Applications Information section.

## HIGH SPEED CLOCK PROGRAMMABILITY

Figure 17 shows how the high speed clocks, RG_X, H1X to H4X, SHP, and SHD, are generated. The RG_X pulse has programmable rising and falling edges and can be inverted using the polarity control. The horizontal clock, H1, has programmable rising and falling edges and polarity control. The H2 clock is always the inverse of the H1 clock. Table 17 summarizes the high speed timing registers and their parameters.

Each edge location setting is six bits wide, but only 48 valid edge locations are available. Therefore, the register values are mapped into four quadrants, with each quadrant containing 12 edge locations. Table 18 shows the correct register values for the corresponding edge locations.


NOTES 1. PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS.
2. THERE IS A FIXED DELAY FROM THE CLI_X INPUT TO THE INTERNAL PIXEL PERIOD POSITIONS ( $\mathbf{t}_{\text {CLIDLY }}=6 \mathrm{~ns}$ TYP).

Figure 16. High Speed Clock Resolution from CLI


Figure 17. High Speed Clock Programmable Locations

## AD9942

Table 17. Channel A and Channel B H1X to H4X CONTROL, RG_X CONTROL, DRVCONTROL, and SAMPCONTROL Register Parameters

| Parameter | Length <br> (Bit) | Range | Description |
| :--- | :--- | :--- | :--- |
| Polarity | 1 | High/low | Polarity control for H1X and RG_X (0 = no inversion; $1=$ inversion $).$ |
| Positive Edge | 6 | 0 to 47 edge locations | Positive-edge location for H1X, H3X, and RG_X. |
| Negative Edge | 6 | 0 to 47 edge locations | Negative-edge location for H1X and RG_X. |
| Sample Location | 6 | 0 to 47 sample locations | Sampling location for SHP and SHD. |
| Drive Control | 3 | 0 to 7 current steps | Drive current for H1X to H4X and RG_X outputs, 0 to 7 steps of 4.1 mA each. |
| DOUT Phase | 6 | 0 to 47 edge locations | Phase location of data outputs with respect to pixel period. |

Table 18. Channel A and Channel B Precision Timing Edge Locations

| Quadrant | Edge Location (Decimal) | Register Value (Decimal) | Register Value (Binary) |
| :--- | :--- | :--- | :--- |
| I | 0 to 11 | 0 to 11 | 000000 to 001011 |
| II | 12 to 23 | 16 to 27 | 010000 to 011011 |
| III | 24 to 35 | 32 to 43 | 100000 to 101011 |
| IV | 36 to 47 | 48 to 59 | 110000 to 111011 |

## H DRIVER AND RG OUTPUTS

In addition to the programmable timing positions, the AD9942 features on-chip output drivers for the RG_X and H1X to H4X outputs. These drivers are powerful enough to drive the CCD inputs directly. The H -driver and RG-driver currents can be adjusted for optimum rise and fall time into a particular load by using the DRVCONTROL register (Address 0x62). The DRVCONTROL register is divided into five 3-bit values, each adjustable in 4.1 mA increments. The minimum setting of 0 is equal to off, or three-state, and the maximum setting of 7 is equal to 30.1 mA .

As shown in Figure 18, the H2X/H4X outputs are inverses of H1X. The internal propagation delay resulting from the signal inversion is less than 1 ns , which is significantly less than the typical rise time driving the CCD load. This results in a H1X/H2X crossover voltage at approximately $50 \%$ of the output swing. The crossover voltage is not programmable.

## DIGITAL DATA OUTPUTS

The AD9942 data output phase is programmable using the DOUTPHASE register (Address 0x64). Any edge from 0 to 47 can be programmed, as shown in Figure 19. The pipeline delay for the digital data output is shown in Figure 20.


Figure 19. Digital Output Phase Adjustment


Figure 20. Pipeline Delay for Channel A and Channel B Digital Data Output

## AD9942

## CHANNEL A AND CHANNEL B HORIZONTAL CLAMPING AND BLANKING

The AD9942 horizontal clamping and blanking pulses are fully programmable to suit a variety of applications. Individual sequences are defined for each signal, which are then organized into multiple regions during image readout. This allows the dark pixel clamping and blanking patterns to be changed at each stage of the readout to accommodate different image transfer timing and high speed line shifts.

## INDIVIDUAL CLPOB AND PBLK SEQUENCES

The AFE horizontal timing consists of CLPOB and PBLK, as shown in Figure 21. These two signals are independently programmed using the parameters shown in Table 19. The start polarity, first toggle position, and second toggle position are fully programmable for each signal. The CLPOB and PBLK signals are active low and should be programmed accordingly. Up to four individual sequences can be created for each signal.

## INDIVIDUAL HBLK SEQUENCES

The HBLK programmable timing, shown in Figure 22, is similar to CLPOB and PBLK. However, there is no start polarity control. Only the toggle positions are used to designate the start and stop positions of the blanking period. Additionally, there is a polarity control, HBLKMASK, which designates the polarity of the horizontal clock signal H1 during the blanking period. Setting HBLKMASK high sets H1 low and H2 high during the blanking, as shown in Figure 23. Up to four individual sequences are available for HBLK.

Table 19. Channel A and Channel B CLPOB and PBLK Individual Sequence Parameters

| Parameter | Length <br> (Bit) | Range | Description |
| :--- | :--- | :--- | :--- |
| Polarity | 1 | High/low | Starting polarity of CLPOB and PBLK pulses for Sequences 0 to 3. |
| Toggle Position 1 | 12 | 0 to 4095 pixel locations | First toggle position within the line for Sequences 0 to 3. |
| Toggle Position 2 | 12 | 0 to 4095 pixel locations | Second toggle position within the line for Sequences 0 to 3. |

HD


PROGRAMMABLE SETTINGS:
${ }^{1}$ START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW).
2 FIRST TOGGLE POSITION.
${ }^{3}$ SECOND TOGGLE POSITION.
Figure 21. CLPOB and PBLK Pulse Placement


PROGRAMMABLE SETTINGS:
${ }^{1}$ FIRST TOGGLE POSITION = START OF BLANKING.
${ }^{2}$ SECOND TOGGLE POSITION = END OF BLANKING.
Figure 22. HBLK Pulse Placement


Figure 23. HBLK Masking Control

## AD9942

## CHANNEL A AND CHANNEL B SPECIAL HBLK PATTERNS

Six toggle positions are available for HBLK. Typically, only two of the toggle positions are used to generate the standard HBLK interval. However, the additional toggle positions can be used to generate special HBLK patterns, as shown in Figure 24. The pattern in this example uses all six toggle positions to generate two extra groups of pulses during the HBLK interval. By changing the toggle positions, different patterns can be created.

## HORIZONTAL SEQUENCE CONTROL

The AD9942 uses sequence change positions (SCPs) and sequence pointers (SPTRs) to organize the individual horizontal sequences. Up to four SCPs are available to divide the readout
into four separate regions, as shown in Figure 25. The SCP0 is always hard-coded to Line 0 , and SCP1 to SCP3 are register programmable. During each region bounded by the SCP, the SPTR registers designate which sequence is used by each signal. CLPOB, PBLK, and HBLK each have a separate set of SCPs. For example, CLPOBSCP1 defines Region 0 for CLPOB, and in that region any of the four CLPOB sequences can be selected with the CLPOBSPTR register. The next SCP defines a new region, in which each signal can be assigned to a different individual sequence. The sequence control registers are detailed in Table 21.


Figure 25. CLPOB and PBLK Sequence Flexibility

Table 20. Channel A and Channel B HBLK Individual Sequence Parameters

| Parameter | Length <br> (Bit) | Range | Description |
| :--- | :--- | :--- | :--- |
| HBLKMASK | 1 | High/low | Masking polarity for H 1 for Sequences 0 to 3 ( $0=$ low; $1=$ high $).$ |
| Toggle Position 1 | 12 | 0 to 4095 pixel locations | First toggle position within the line for Sequences 0 to 3. |
| Toggle Position 2 | 12 | 0 to 4095 pixel locations | Second toggle position within the line for Sequences 0 to 3. |
| Toggle Position 3 | 12 | 0 to 4095 pixel locations | Third toggle position within the line for Sequences 0 to 3. |
| Toggle Position 4 | 12 | 0 to 4095 pixel locations | Fourth toggle position within the line for Sequences 0 to 3. |
| Toggle Position 5 | 12 | 0 to 4095 pixel locations | Fifth toggle position within the line for Sequences 0 to 3. |
| Toggle Position 6 | 12 | 0 to 4095 pixel locations | Sixth toggle position within the line for Sequences 0 to 3. |

Table 21. Channel A and Channel B Horizontal Sequence Control Registers for CLPOB, PBLK, and HBLK

| Register | Length <br> (Bit) | Range | Description |
| :--- | :--- | :--- | :--- |
| SCP | 12 | 0 to 4095 line numbers | CLPOB/PBLK/HBLK SCP to define Horizontal Regions 0 to 3. |
| SPTR | 2 | 0 to 3 sequence numbers | Sequence pointer for Horizontal Regions 0 to 3. |

Table 22. Channel A and Channel B External HBLK Register Parameters

| Register | Length (Bit) | Range | Description |
| :--- | :--- | :--- | :--- |
| HBLKDIR | 1 | High/low | Specifies HBLK internally generated or externally supplied. $0=$ internal; $1=$ external. |
| HBLKPOL | 1 | High/low | External HBLK active polarity. $0=$ active low; $1=$ active high. |
| HBLKEXTMASK | 1 | High/low | External HBLK masking polarity. $0=$ mask H1 low; $1=$ mask H1 high. |

## H-COUNTER SYNCHRONIZATION

The H-counter reset occurs seven CLI cycles after the HD falling edge.


Figure 26. H-Counter Synchronization

## AD9942

## CHANNEL A AND CHANNEL B POWER-UP PROCEDURE

When the AD9942 is powered up, the following sequence is recommended for Channel A and Channel B (see Figure 27 for each step).

1. Turn on the power supplies for the AD9942.
2. Apply the master clock input, CLI_X, VD_X, and HD_X.
3. Although the AD9942 contains an on-chip power-on reset, a software reset of the internal registers is recommended. Write a 1 to the SW_RST register (Address 0x10), which resets all the internal registers to their default values. This bit is self-clearing and is automatically reset to 0 .
4. Reset the Precision Timing core by writing a 0 to the TGCORE_RSTB register (Address 0x12), then write a l to the TGCORE_RSTB register. This starts the internal timing core operation.
5. Write a 1 to the PREVENTUPDATE register (Address 0x14). This prevents an update of the serial register data.
6. Write to the desired registers to configure high speed timing and horizontal timing.
7. Write a 3 to the [7:6] TESTMODE register (Address 0x00). See Table 15.
8. Write a 1 to the OUT_CONTROL register (Address 0x11). This allows the outputs to become active after the next VD_X/HD_X rising edge.
9. Write a 0 to the PREVENTUPDATE register (Address 0x14). This allows the serial information to be updated at the next VD_X/HD_X falling edge. The next VD_X/HD_X falling edge allows register updates, including updates of OUT_CONTROL, to occur which enables all clock outputs.


Figure 27. Recommended Power-Up Sequence

## CHANNEL A AND CHANNEL B ANALOG FRONT END OPERATION

The AD9942 signal processing chain is shown in Figure 28.
Each processing step is essential for achieving a high quality image from the raw CCD pixel data.

## DC RESTORE

To reduce the large dc offset of the CCD output signal, a dc restore circuit is used with an external $0.1 \mu \mathrm{~F}$ series coupling capacitor. This restores the dc level of the CCDIN_X signal to approximately 1.5 V to be compatible with the 3 V supply voltage of the AD9942.

## CORRELATED DOUBLE SAMPLER

The CDS circuit samples each CCD pixel twice to extract the video information and reject low frequency noise. The timing shown in Figure 17 illustrates how the two internally generated CDS clocks, SHP and SHD, are used to sample the reference level and the CCD signal level, respectively. The placement of the SHP and SHD sampling edges is determined by the setting of the SAMPCONTROL register located at Address 0x63. Placement of these two clock signals is critical for achieving the best performance from the CCD.


Figure 28. Channel A and Channel B Analog Front End Functional Block Diagram

## CHANNEL A AND CHANNEL B VARIABLE GAIN AMPLIFIER

The VGA stage provides a gain range of 0 dB to 18 dB , programmable with 9-bit resolution through the serial digital interface. A minimum gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V .

The VGA gain curve follows a linear-in-dB characteristic. The exact VGA gain can be calculated for any gain register value by using the equation

$$
\text { Gain }(\mathrm{dB})=(0.035 \times \text { VGAGAIN Code })
$$

where the code range is 0 to 511 .


Figure 29. VGA Gain Curve

## CHANNEL A AND CHANNEL B ADC

The AD9942 uses a high performance ADC architecture, optimized for high speed and low power. Differential nonlinearity (DNL) performance is typically better than 0.5 LSB . The ADC uses a 2 V input range. See Figure 8 and Figure 9 for typical linearity and noise performance plots for the AD9942.

## CHANNEL A AND CHANNEL B CLPOB

The CLPOB loop is used to remove residual offsets in the signal chain and to track low frequency variations in the CCD black level. During the optical black (OB), or shielded, pixel interval on each line, the ADC output is compared with a fixed black level reference, selected by the user in the CLAMP LEVEL register. The value can be programmed between 0 LSB and 255 LSB in 256 steps. The resulting error signal is filtered to reduce noise, and the correction value is applied to the ADC input through a digital-to-analog converter. Typically, the CLPOB loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. If external digital clamping is used during postprocessing, the AD9942 CLPOB can be disabled using Bit D2 in the OPRMODE register. The CLAMP LEVEL register can be used to provide programmable offset adjustment even when the loop is disabled.

The CLPOB pulse should be placed during the CCD's OB pixel region. It is recommended that the CLPOB pulse duration be at least 20 pixels wide to minimize clamp noise. Shorter pulse widths can be used, but clamp noise might increase and the ability to track low frequency variations in the black level is reduced. See the Channel A and Channel B Horizontal Clamping and Blanking section and the Applications Information section for timing examples.

## CHANNEL A AND CHANNEL B DIGITAL DATA OUTPUTS

The AD9942 digital output data is latched using the DOUTPHASE register value, as shown in Figure 28. (Output data timing is shown in Figure 19 and Figure 20.) It is also possible to leave the output latches transparent, so that the data outputs are valid immediately from the ADC. Programming the AFE Control Register Bit D4 to 1 sets the output latches transparent. The data outputs can also be disabled (three-stated) by setting the AFE Control Register Bit D3 to 1.

The data output coding is typically straight binary, but the coding can be changed to gray coding by setting the AFE Control Register Bit D5 to 1 .

## APPLICATIONS INFORMATION

## CIRCUIT CONFIGURATION

The AD9942 recommended circuit configuration is shown in Figure 30. Achieving good image quality from the AD9942 requires careful attention to the printed circuit board (PCB) layout. All signals should be routed to maintain low noise performance. The CCD_A and CCD_B output signals should be directly routed to Pins A1 and A7, respectively, through a $0.1 \mu \mathrm{~F}$ capacitor. The master clock, CLI_X, should be carefully routed to Pins A3 and A9 to minimize interference with the CCDIN_X, REFT_X, and REFB_X signals.

The digital outputs and clock inputs should be connected to the digital ASIC away from the analog and CCD clock signals. Placing series resistors close to the digital output pins may help to reduce digital code transition noise. If the digital outputs must drive a load larger than 20 pF , buffering is recommended to minimize additional noise. If the digital ASIC can accept gray code, the AD9942 outputs can be selected to output data in gray code format using the Control Register Bit D5. Gray coding helps reduce potential digital transition noise compared with binary coding.

The H1X to H4X and RG_X traces should have low inductance to avoid excessive distortion of the signals. Heavier traces are recommended because of the large transient current demand on H1X to H4X from the capacitive load of the CCD. If possible, physically locate the AD9942 closer to the CCD to reduce the inductance on these lines. As always, the routing path should be as direct as possible from the AD9942 to the CCD.

The CLI_X and CCDIN_X PCB traces should be carefully matched in length and impedance to achieve optimal channel-to-channel matching performance.

## GROUNDING/DECOUPLING RECOMMENDATIONS

As Figure 30 shows, a single ground plane is recommended for the AD9942. This ground plane should be as continuous as possible, particularly around the $\mathrm{P}-$, AI-, and A-type pins, to ensure that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. All high frequency decoupling capacitors should be located as close as possible to the package pins.

All the supply pins must be decoupled to ground with good quality, high frequency chip capacitors. There should also be a $4.7 \mu \mathrm{~F}$ or larger bypass capacitor for each main supply-that is, the AVDD_X, RGVDD_X, HVDD_X, and DRVDD_Xalthough this is not necessary for each individual pin. In most applications, it is easier to share the supply for RGVDD_X and HVDD_X, which can be done as long as the individual supply pins are separately bypassed. A separate 3 V supply can be used for DRVDD_X, but this supply pin should still be decoupled to the same ground plane as the rest of the chip. A separate ground for DRVSS_X is not recommended.

The reference bypass pins (REFT_X, REFB_X) should be decoupled to ground as close as possible to their respective pins. The analog input capacitor (CCDIN_X) should also be located close to the pin.

The GND connections should be tied to the lowest impedance ground plane on the PCB. Performance does not degrade if several of these GND connections are left unconnected for routing purposes.

## AD9942



Figure 30. Recommended Circuit Configuration

## DRIVING THE CLI INPUT

The AD9942 CLI can be used in two configurations, depending on the application. Figure 31 shows a typical dc-coupled input from the master clock source. When the dc-coupled technique is used, the master clock signal should be at standard 3 V CMOS logic levels. As shown in Figure 32, a 1000 pF ac coupling capacitor can be used between the clock source and the CLI input. In this configuration, the CLI input performs a self-bias to the proper dc voltage level of approximately 1.4 V . When the accoupled technique is used, the master clock signal can be as low as $\pm 500 \mathrm{mV}$ in amplitude.

## HORIZONTAL TIMING SEQUENCE EXAMPLE

Figure 33 shows an example CCD configuration. The horizontal register contains 28 dummy pixels, which occur on each line clocked from the CCD. In the vertical direction, there are


Figure 31. CLI Connection, DC-Coupled

10 OB lines at the front of the readout and 2 at the back of the readout. The horizontal direction has 4 OB pixels in the front and 48 in the back.

To configure the AD9942 horizontal signals for this CCD, three sequences can be used. Figure 34 shows the first sequence to be used during vertical blanking. During this time, there are no valid OB pixels from the sensor, so the CLPOB signal is not used. PBLK can be enabled during this time because no valid data is available.

Figure 35 shows the recommended sequence for the vertical OB interval. The clamp signals are used across the whole lines to stabilize the clamp loop of the AD9942.

Figure 36 shows the recommended sequence for the effective pixel readout. The 48 OB pixels at the end of each line are used for the CLPOB signal.



Figure 33. Example CCD Configuration

## AD9942



Figure 34. Horizontal Sequence During Vertical Blanking


Figure 35. Horizontal Sequences During Vertical OB Pixels

SEQUENCE 3: EFFECTIVE PIXEL LINES


Figure 36. Horizontal Sequences During Effective Pixels

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-205-AB.
Figure 37. 100-Lead Chip Scale Package Ball Grid Array [CSP_BGA] (BC-100-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9942BBCZ ${ }^{1}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-Lead Chip Scale Package Ball Grid Array [CSP_BGA] | BC-100-1 |
| AD9942BBCZRL ${ }^{1}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 100-Lead Chip Scale Package Ball Grid Array [CSP_BGA] | BC-100-1 |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

## AD9942

NOTES

NOTES

## AD9942

## NOTES


[^0]:    ${ }^{1}$ Total HVDD_X Power $=\left[\left(C_{\text {LOAD }}\right) \times(\right.$ HVDD_X $) \times($ Pixel Frequency $\left.)\right] \times\left(H V D D \_X\right) \times($ Number of Horizontal Outputs Used $)$.

[^1]:    ${ }^{1}$ Matching error calculated using a ramp input applied to Channel A and Channel B simultaneously. Typical Channel A/Channel B error is $<1.0 \%$ at each output code.

