

Single, 3 V, CMOS, LVDS, **High Speed Differential Driver**


FUNCTIONAL BLOCK DIAGRAM

ADN4661

7876-001

FEATURES

±15 kV ESD protection on output pins 600 Mbps (300 MHz) switching rates Flow-through pinout simplifies PCB layout 300 ps typical differential skew 700 ps maximum differential skew 1.5 ns maximum propagation delay 3.3 V power supply ±355 mV differential signaling Low power dissipation: 23 mW typical Interoperable with existing 5 V LVDS receivers **Conforms to TIA/EIA-644 LVDS standards** Industrial operating temperature range (-40°C to +85°C) Available in surface-mount (SOIC) package



NC GND NC

Figure 1.

NC = NO CONNECT

APPLICATIONS

Backplane data transmission Cable data transmission Clock distribution

GENERAL DESCRIPTION

The ADN4661 is a single, CMOS, low voltage differential signaling (LVDS) line driver offering data rates of over 600 Mbps (300 MHz) and ultra-low power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals.

The device accepts low voltage TTL/CMOS logic signals and converts them to a differential current output of typically ±3.1 mA for driving a transmission medium such as a twistedpair cable. The transmitted signal develops a differential voltage of typically ±355 mV across a termination resistor at the receiving end, and this is converted back to a TTL/CMOS logic level by a line receiver.

The ADN4661 and a companion LVDS receiver offer a new solution to high speed point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
AC Characteristics	4
Absolute Maximum Ratings	5

ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Theory of Operation	10
Applications Information	10
Outline Dimensions	11
Ordering Guide	11

REVISION HISTORY

12/08—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 3 V to 3.6 V; R_L = 100 Ω ; C_L = 15 pF to GND; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

Parameter ^{1, 2}	Symbol	Min	Тур	Max	Unit	Test Conditions	
LVDS OUTPUTS (Dout+, Dout-)							
Differential Output Voltage	Vod	250	355	450	mV	See Figure 2 and Figure 4	
Change in Magnitude of Vod for Complementary Output States	ΔV_{OD}		1	35	mV	See Figure 2 and Figure 4	
Offset Voltage	Vos	1.125	1.2	1.375	V	See Figure 2 and Figure 4	
Change in Magnitude of Vos for Complementary Output States	ΔV_{OS}		3	25	mV	See Figure 2 and Figure 4	
Output High Voltage	V _{OH}		1.4	1.6	V	See Figure 2 and Figure 4	
Output Low Voltage	Vol	0.90	1.1		V	See Figure 2 and Figure 4	
INPUTS (D _{IN} , V _{CC})							
Input High Voltage	VIH	2.0		VCC	V		
Input Low Voltage	VIL	GND		0.8	V		
Input High Current	Іін	-10	±2	+10	μΑ	$V_{IN} = 3.3 \text{ V or } 2.4 \text{ V}$	
Input Low Current	l _{IL}	-10	±1	+10	μΑ	$V_{IN} = GND \text{ or } 0.5 \text{ V}$	
Input Clamp Voltage	Vcl	-1.5	-0.6		V	$I_{CL} = -18 \text{ mA}$	
LVDS OUTPUT PROTECTION (Dout+, Dout-)							
Output Short-Circuit Current ³	los		-5.7	-8.0	mA	$D_{IN} = V_{CC}, D_{OUT+} = 0 V \text{ or } D_{IN} = GND, D_{OUT-} = 0 V$	
LVDS OUTPUT LEAKAGE (Dout+, Dout-)							
Power-Off Leakage	I _{OFF}	-10	±1	+10	μΑ	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0 V$	
POWER SUPPLY							
Supply Current, Unloaded	lcc		4.0	8.0	mA	No load, $D_{IN} = V_{CC}$ or GND	
Supply Current, Loaded	ICCL		7	10	mA	$D_{IN} = V_{CC} \text{ or } GND$	
ESD PROTECTION							
D _{OUT+} , D _{OUT-} Pins			±15		kV	Human body model	
All Pins Except Dout+, Dout-			±4		kV	Human body model	

¹ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} , ΔV_{OD} , and ΔV_{OS} . ² The ADN4661 is a current mode device and functions within data sheet specifications only when a resistive load is applied to the driver outputs. Typical range is

90 Ω to 110 Ω . ³ Output short-circuit current (los) is specified as magnitude only; minus sign indicates direction only.

AC CHARACTERISTICS

 V_{CC} = 3 V to 3.6 V; R_L = 100 Ω ; C_L^1 = 15 pF to GND; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.						
Parameter ²	Symbol	Min	Тур	Max	Unit	Conditions/Comments ^{3, 4}
Differential Propagation Delay High to Low	t PHLD	0.3	0.8	1.5	ns	See Figure 3 and Figure 4
Differential Propagation Delay Low to High	t _{PLHD}	0.3	1.1	1.5	ns	See Figure 3 and Figure 4
Differential Pulse Skew tPHLD – tPLHD ⁵	t _{skD1}	0	0.3	0.7	ns	See Figure 3 and Figure 4
Differential Part-to-Part Skew ⁶	t _{skD3}	0		1.0	ns	See Figure 3 and Figure 4
Differential Part-to-Part Skew ⁷	t _{SKD4}	0		1.2	Ns	See Figure 3 and Figure 4
Rise Time	t _{TLH}	0.2	0.5	1.0	ns	See Figure 3 and Figure 4
Fall Time	t _{THL}	0.2	0.5	1.0	ns	See Figure 3 and Figure 4
Maximum Operating Frequency ⁸	f _{MAX}		350		MHz	See Figure 3

 $^1\,\text{C}_\text{L}$ includes probe and jig capacitance.

² AC parameters are guaranteed by design and characterization.

 3 Generator waveform for all tests, unless otherwise specified: f = 50 MHz, Z₀ = 50 Ω , t_{TLH} \leq 1 ns, and t_{THL} \leq 1 ns.

⁴ All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.

⁵ t_{SKD1} = |t_{PHLD} - t_{PLLD}| is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

⁶ t_{SKD3}, differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

 7 t_{SKD4}, differential part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperatures and voltage ranges, and across process distribution. t_{SKD4} is defined as |maximum – minimum| differential propagation delay.

⁸ f_{MAX} generator input conditions: $t_{TLH} = t_{THL} < 1$ ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% to 55%, $V_{OD} > 250$ mV, all channels switching.

Test Circuits and Timing Diagrams




Figure 2. Test Circuit for Driver VoD and Vos




Figure 3. Test Circuit for Driver Propagation Delay, Transition Time, and Maximum Operating Frequency




Figure 4. Driver Propagation Delay and Transition Time Waveforms

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted. All voltages are relative to their respective ground.

Table 3.

Parameter	Rating	
V _{cc} to GND	–0.3 V to +4 V	
Input Voltage (D _{IN}) to GND	$-0.3V$ to V_{CC} + 0.3 V	
Output Voltage (D_{OUT+} , D_{OUT-}) to GND	-0.3 V to V_{CC} + 0.3 V	
Short-Circuit Duration (DOUT+, DOUT-) to GND	Continuous	
Operating Temperature Range		
Industrial	-40°C to +85°C	
Storage Temperature Range	–65°C to +150°C	
Junction Temperature (TJ max)	150°C	
Power Dissipation	$(T_J max - T_A)/\theta_{JA}$	
SOIC Package		
θ _{JA} Thermal Impedance	149.5°C/W	
Reflow Soldering Peak Temperature		
Pb-Free	260°C ± 5°C	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{cc}	Power Supply Input. The part can be operated from 3.0 V to 3.6 V, and the supply should be decoupled with a 10 μ F solid tantalum capacitor in parallel with a 0.1 μ F capacitor to GND.
2	DIN	Driver Logic Input.
3	NC	No Connect. This pin should be left unconnected.
4	GND	Ground. Reference point for all circuitry on the part.
5	NC	No Connect. This pin should be left unconnected.
6	NC	No Connect. This pin should be left unconnected.
7	D _{OUT+}	Noninverting Output Current Driver. When D _{IN} is high, current flows out of D _{OUT+} . When D _{IN} is low, current flows into D _{OUT+} .
8	Dout-	Inverting Output Current Driver. When $D_{\mathbb{N}}$ is high, current flows into $D_{\text{OUT}-}$. When $D_{\mathbb{N}}$ is low, current flows out of $D_{\text{OUT}-}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Output High Voltage vs. Power Supply Voltage




Figure 7. Output Low Voltage vs. Power Supply Voltage




Figure 8. Output Short-Circuit Current vs. Power Supply Voltage




Figure 9. Differential Output Voltage vs. Power Supply Voltage




Figure 10. Differential Output Voltage vs. Load Resistor




Figure 11. Offset Voltage vs. Power Supply Voltage




Figure 12. Power Supply Current vs. Switching Frequency









Figure 13. Power Supply Current vs. Power Supply Voltage




















Figure 17. Differential Skew vs. Power Supply Voltage











THEORY OF OPERATION

The ADN4661 is a single line driver for low voltage differential signaling. It takes a single-ended 3 V logic signal and converts it to a differential current output. The data can then be transmitted for considerable distances, over media such as a twisted-pair cable or PCB backplane, to an LVDS receiver, where it develops a voltage across a terminating resistor, R_T . This resistor is chosen to match the characteristic impedance of the medium, typically around 100 Ω . The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When D_{IN} is high (Logic 1), current flows out of the D_{OUT+} pin (current source) through R_T and back to the D_{OUT-} pin (current sink). At the receiver, this current develops a positive differential voltage across R_T (with respect to the inverting input) and results in a Logic 1 at the receiver output. When D_{IN} is low (Logic 0), D_{OUT+} sinks current and D_{OUT-} sources current. A negative differential voltage across R_T results in a Logic 0 at the receiver output.


The output drive current is between ± 2.5 mA and ± 4.5 mA (typically ± 3.55 mA), developing between ± 250 mV and ± 450 mV across a 100 Ω termination resistor. The received voltage is centered around the receiver offset of 1.2 V. Therefore, the noninverting receiver input for Logic 1 is typically (1.2 V + [355 mV/2]) = 1.377 V, and the inverting receiver input is (1.2 V - [355 mV/2]) = 1.023 V. For Logic 0, the inverting and noninverting output voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across R_T is twice the differential voltage.

Current-mode drivers offer considerable advantages over voltage mode drivers such as RS-422 drivers. The operating current remains fairly constant with increased switching frequency, whereas the current of voltage mode drivers increases exponentially in most cases. This is caused by the overlap as internal gates switch between high and low, which causes currents to flow from the device power supply to ground. A current-mode device simply reverses a constant current between its two outputs, with no significant overlap currents.

This is similar to emitter-coupled logic (ECL) and positive emitter-coupled logic (PECL), but without the high quiescent current of ECL and PECL.


APPLICATIONS INFORMATION

Figure 21 shows a typical application for point-to-point data transmission using the ADN4661 as the driver and the LVDS receiver.





OUTLINE DIMENSIONS



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADN4661BRZ ¹	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC-N]	R-8
ADN4661BRZ-REEL71	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC-N]	R-8

 1 Z = RoHS Compliant Part.

NOTES

©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07876-0-12/08(0)



www.analog.com

Downloaded from Arrow.com.