

# System Ready, 18-Bit ±1 LSB INL, Voltage Output DAC

Data Sheet AD5780

#### **FEATURES**

True 18-bit voltage output DAC, ±1 LSB INL 8 nV/√Hz output noise spectral density 0.025 LSB long-term linearity error stability ±0.018 ppm/°C gain error temperature coefficient 2.5 µs output voltage settling time 3.5 nV-sec midscale glitch impulse Integrated precision reference buffers Operating temperature range: −40°C to +125°C 4 mm × 5 mm LFCSP package Wide power supply range of up to ±16.5 V 35 MHz Schmitt triggered digital interface 1.8 V-compatible digital interface

#### **APPLICATIONS**

Medical instrumentation
Test and measurement
Industrial control
Scientific and aerospace instrumentation
Data acquisition systems
Digital gain and offset adjustment
Power supply control

#### **GENERAL DESCRIPTION**

The AD5780¹ is a true 18-bit, unbuffered voltage output digital-to-analog converter (DAC) that operates from a bipolar supply of up to 33 V. The AD5780 accepts a positive reference input range of 5 V to  $V_{\rm DD}$  – 2.5 V and a negative reference input range of  $V_{\rm SS}$  + 2.5 V to 0 V. Both reference inputs are buffered on chip and external buffers are not required. The AD5780 offers a relative accuracy specification of  $\pm 1$  LSB maximum range, and operation is guaranteed monotonic with a  $\pm 1$  LSB differential nonlinearity (DNL) maximum range specification.

The part uses a versatile 3-wire serial interface that operates at clock rates of up to 35 MHz and is compatible with standard serial peripheral interface (SPI), QSPI $^{\infty}$ , MICROWIRE $^{\infty}$ , and DSP interface standards. The part incorporates a power-on reset circuit that ensures that the DAC output powers up to 0 V in a known output impedance state and remains in this state until a valid write to the device takes place. The part provides an output clamp feature that places the output in a defined load state.

Rev. F

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

#### **PRODUCT HIGHLIGHTS**

- 1. True 18-bit accuracy.
- 2. Wide power supply range of up to  $\pm 16.5$  V.
- 3.  $-40^{\circ}$ C to  $+125^{\circ}$ C operating temperature range.
- Low 8 nV/√Hz noise.
- 5. Low  $\pm 0.018$  ppm/°C gain error temperature coefficient.

#### **COMPANION PRODUCTS**

Output Amplifier Buffer: AD8675, ADA4898-1, ADA4004-1

External Reference: ADR445, ADR4550 DC-to-DC Design Tool: ADIsimPower™

Additional companion products on the AD5780 product page.

**Table 1. Related Devices** 

Part No.	Description
AD5790	20-bit, 2 LSB accurate DAC
AD5791	20-bit, 1 ppm accurate DAC
AD5781	18-bit, 0.5 LSB accurate DAC
AD5541A/AD5542A	16-bit, 1 LSB accurate 5 V DAC
AD5760	16-bit, 0.5 LSB accurate DAC

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patent No. 7,884,747 and 8,089,380.

Data Sheet

# AD5780

TABI	LE (	JF (	COI	NTE	NTS

Features
Applications1
Functional Block Diagram
General Description
Product Highlights
Companion Products
Revision History
Specifications
Timing Characteristics
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions8
Typical Performance Characteristics
Terminology
Theory of Operation
REVISION HISTORY
REVISION HISTORY 4/2018—Rev. E to Rev. F
4/2018—Rev. E to Rev. F
<b>4/2018—Rev. E to Rev. F</b> Added Power-Up Sequence Section and Figure 50; Renumbered
<b>4/2018—Rev. E to Rev. F</b> Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. F Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. F Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. F Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. F Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. F Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. FAdded Power-Up Sequence Section and Figure 50; RenumberedSequentially23Updated Outline Dimensions27Changes to Ordering Guide277/2013—Rev. D to Rev. EEChanges to t1 Test Conditions/Comments and Endnote 25Deleted Figure 47Changes to Pin 11 Description8Deleted Daisy-Chain Operation Section19
4/2018—Rev. E to Rev. F Added Power-Up Sequence Section and Figure 50; Renumbered Sequentially
4/2018—Rev. E to Rev. FAdded Power-Up Sequence Section and Figure 50; RenumberedSequentially23Updated Outline Dimensions27Changes to Ordering Guide277/2013—Rev. D to Rev. EEChanges to t1 Test Conditions/Comments and Endnote 25Deleted Figure 47Changes to Pin 11 Description8Deleted Daisy-Chain Operation Section19

DAC Architecture	3
Serial Interface	3
Hardware Control Pins19	)
On-Chip Registers19	)
AD5780 Features	3
Power-On to 0 V	3
Power-Up Sequence	3
Configuring the AD5780	3
DAC Output State	3
Output Amplifier Configuration	3
Applications Information	5
Typical Operating Circuit	5
Evaluation Board	5
Outline Dimensions	7
Ordering Guide	7
3/2012—Rev. B to Rev. C	
Changes to Data Sheet Title and added Patent 8,089,380	L
2/2012—Rev. A to Rev. B	
Deleted Linearity Compensation Section24	1
12/2011—Rev. 0 to Rev. A	
Edits to Table 2	3
Changes to Figure 48	
	/
Changes to DAC Register Section	
Changes to Table 10 and Table 11	1

11/2011—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{DD} = 12.5 \text{ V to } 16.5 \text{ V}, V_{SS} = -16.5 \text{ V to } -12.5 \text{ V}, V_{REFP} = 10 \text{ V}, V_{REFN} = -10 \text{ V}, V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, IOV_{CC} = 1.71 \text{ V to } 5.5 \text{ V}, R_{L} = \text{unloaded}, C_{L} = \text{unloaded}, T_{MIN} \text{ to } T_{MAX}, \text{unless otherwise noted}.$ 

Table 2.

		Version, B Ve			
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
STATIC PERFORMANCE <sup>2</sup>					
Resolution	18			Bits	
Integral Nonlinearity Error (Relative Accuracy)	-0.85		+0.85	LSB	B grade, $V_{REFP} = +10 \text{ V}$ , $V_{REFN} = -10 \text{ V}$ , $T_A = 25^{\circ}\text{C}$
	-1		+1	LSB	B grade, $V_{REFx} = \pm 10 \text{ V}$ , +10 V, and +5 V
	-2		+2	LSB	A grade, $V_{REFx} = \pm 10 \text{ V}$ , +10 V, and +5 V
Differential Nonlinearity Error	-0.25		+0.75	LSB	B grade, $V_{REFx} = \pm 10 \text{ V}$ , +10 V, and +5 V
	-1		+1	LSB	A grade, $V_{REFx} = \pm 10 \text{ V}$ , +10 V, and +5 V
Long-Term Linearity Error Stability <sup>3</sup>		0.025		LSB	After 750 hours at T <sub>A</sub> = 135°C
Full-Scale Error	-3	±0.95	+3	LSB	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
	-5.5	±0.675	+0.5	LSB	$V_{REFP} = 10 \text{ V}, V_{REFN} = 0 \text{ V}$
	-10	±0.45	+10	LSB	$V_{REFP} = 5 \text{ V}, V_{REFN} = 0 \text{ V}$
Full-Scale Error Temperature Coefficient		±0.026		ppm/°C	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
Zero-Scale Error	-4.8	±0.325	+4.8	LSB	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
	-10	±0.175	+10	LSB	$V_{REFP} = 10 \text{ V}, V_{REFN} = 0 \text{ V}$
	-20.5	±0.225	+20.5	LSB	$V_{REFP} = 5 \text{ V}, V_{REFN} = 0 \text{ V}$
Zero-Scale Error Temperature Coefficient		±0.025		ppm/°C	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
Gain Error	-19	±2.3	+19	ppm FSR	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
	-35	±1.9	+35	ppm FSR	$V_{REFP} = 10 \text{ V}, V_{REFN} = 0 \text{ V}$
	-68	±0.9	+68	ppm FSR	$V_{REFP} = 5 \text{ V}, V_{REFN} = 0 \text{ V}$
Gain Error Temperature Coefficient		±0.018		ppm/°C	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
R1, R <sub>FB</sub> Matching		0.015		%	
OUTPUT CHARACTERISTICS					
Output Voltage Range	$V_{REFN}$		$V_{REFP}$	V	
Output Voltage Settling Time		2.5		μs	10 V step to 0.02%, using the ADA4898-1 buffer in unity-gain mode
		3.5		μs	500 code step to ±1 LSB <sup>4</sup>
Output Noise Spectral Density		8		nV/√Hz	At 1 kHz, DAC code = midscale
		8		nV/√Hz	At 10 kHz, DAC code = midscale
Output Voltage Noise		1.1		μV р-р	DAC code = midscale, 0.1 Hz to 10 Hz bandwidth
Midscale Glitch Impulse <sup>4</sup>		14		nV-sec	$V_{REFP} = +10 \text{ V}, V_{REFN} = -10 \text{ V}$
		3.5		nV-sec	$V_{REFP} = 10 \text{ V}, V_{REFN} = 0 \text{ V}$
		4		nV-sec	$V_{REFP} = 5 \text{ V}, V_{REFN} = 0 \text{ V}$
MSB Segment Glitch Impulse <sup>4</sup>		14		nV-sec	$V_{REFP} = +10 \text{ V}$ , $V_{REFN} = -10 \text{ V}$ , see Figure 42
		3.5		nV-sec	$V_{REFP} = 10 \text{ V}, V_{REFN} = 0 \text{ V}, \text{ see Figure 43}$
		4		nV-sec	$V_{REFP} = 5 \text{ V}, V_{REFN} = 0 \text{ V}, \text{ see Figure 44}$
Output Enabled Glitch Impulse		57		nV-sec	On removal of output ground clamp
Digital Feedthrough		0.27		nV-sec	
DC Output Impedance (Normal Mode)		3.4		kΩ	
DC Output Impedance (Output Clamped to Ground)		6		kΩ	

	A Ve	ersion, B Ve	rsion <sup>1</sup>		
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
REFERENCE INPUTS					
V <sub>REFP</sub> Input Range	5		$V_{\text{DD}}-2.5$	V	
V <sub>REFN</sub> Input Range	$V_{SS} + 2.5$		0	V	
Input Bias Current	-20	-0.63	+20	nA	
	-4	-0.63	+4		$T_A = 0$ °C to $105$ °C
Input Capacitance		1		pF	V <sub>REFP</sub> , V <sub>REFN</sub>
LOGIC INPUTS					
Input Current⁵	-1		+1	μΑ	
Input Low Voltage, V <sub>IL</sub>			$0.3 \times IOV_{CC}$	V	$IOV_{CC} = 1.71 \text{ V to } 5.5 \text{ V}$
Input High Voltage, V <sub>IH</sub>	$0.7 \times IOV_{CC}$			V	$IOV_{CC} = 1.71 \text{ V to } 5.5 \text{ V}$
Pin Capacitance		5		pF	
LOGIC OUTPUT (SDO)					
Output Low Voltage, Vol			0.4	V	$IOV_{CC} = 1.71 \text{ V to } 5.5 \text{ V, sinking } 1 \text{ mA}$
Output High Voltage, V <sub>он</sub>	IOV <sub>CC</sub> – 0.5			V	$IOV_{CC} = 1.71 \text{ V to } 5.5 \text{ V, sourcing } 1 \text{ mA}$
High Impedance Leakage Current			±1	μΑ	
High Impedance Output Capacitance		3		pF	
POWER REQUIREMENTS					All digital inputs at DGND or IOV <sub>CC</sub>
$V_{DD}$	7.5		$V_{SS} + 33$	V	
$V_{SS}$	V <sub>DD</sub> - 33		-2.5	V	
Vcc	2.7		5.5	V	
IOV <sub>cc</sub>	1.71		5.5	V	IOV <sub>CC</sub> ≤ V <sub>CC</sub>
I <sub>DD</sub>		10.3	14	mA	
Iss		-10	-14	mA	
I <sub>cc</sub>		600	900	μΑ	
IOIcc		52	140	μΑ	SDO disabled
DC Power Supply Rejection Ratio		±7.5		μV/V	$\Delta V_{DD} \pm 10\%, V_{SS} = -15 \text{ V}$
		±1.5		μV/V	$\Delta V_{SS} \pm 10\%$ , $V_{DD} = 15 \text{ V}$
AC Power Supply Rejection Ratio		90		dB	$\Delta V_{DD} \pm 200 \text{ mV}$ , 50 Hz/60 Hz, $V_{SS} = -15 \text{ V}$
		90		dB	$\Delta V_{SS} \pm 200 \text{ mV}$ , 50 Hz/60 Hz, $V_{DD} = 15 \text{ V}$

 $<sup>^{1}</sup> Temperature\ range: -40^{\circ}C\ to\ +125^{\circ}C, typical\ conditions: T_{A}=25^{\circ}C, V_{DD}=+15\ V, V_{SS}=-15\ V, V_{REFP}=+10\ V, V_{REFN}=-10\ V.$ 

Temperature range: —40 C to +123 C, typical conditions: I<sub>A</sub> = 25 C, V<sub>DD</sub> = +15 V, V<sub>SS</sub> = -15 V, V<sub>REP</sub> = +10 V.
 Performance characterized with the AD8675ARZ output buffer.
 Linearity error refers to both INL error and DNL error, either parameter can be expected to drift by the amount specified after the length of time specified.
 The AD5780 is configured in the unity-gain mode with a low-pass RC filter on the output. R = 300 Ω, C = 143 pF (total capacitance seen by the output buffer, lead capacitance, and so forth).
 Current flowing in an individual logic pin.

#### **TIMING CHARACTERISTICS**

 $V_{\text{CC}}$  = 2.7 V to 5.5 V; all specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

Table 3.

	Lim	it¹		
Parameter	IOV <sub>cc</sub> = 1.71 V to 3.3 V	$IOV_{CC} = 3.3 V \text{ to } 5.5 V$	Unit	Test Conditions/Comments
t <sub>1</sub> <sup>2</sup>	40	28	ns min	SCLK cycle time
	92	60	ns min	SCLK cycle time (readback mode)
t <sub>2</sub>	15	10	ns min	SCLK high time
t <sub>3</sub>	9	5	ns min	SCLK low time
t <sub>4</sub>	5	5	ns min	SYNC to SCLK falling edge setup time
<b>t</b> <sub>5</sub>	2	2	ns min	SCLK falling edge to SYNC rising edge hold time
<b>t</b> <sub>6</sub>	48	40	ns min	Minimum SYNC high time
t <sub>7</sub>	8	6	ns min	SYNC rising edge to next SCLK falling edge ignore
t <sub>8</sub>	9	7	ns min	Data setup time
t <sub>9</sub>	12	7	ns min	Data hold time
t <sub>10</sub>	13	10	ns min	LDAC falling edge to SYNC falling edge
t <sub>11</sub>	20	16	ns min	SYNC rising edge to LDAC falling edge
t <sub>12</sub>	14	11	ns min	LDAC pulse width low
t <sub>13</sub>	130	130	ns typ	LDAC falling edge to output response time
t <sub>14</sub>	130	130	ns typ	SYNC rising edge to output response time (LDAC tied low)
<b>t</b> <sub>15</sub>	50	50	ns min	CLR pulse width low
t <sub>16</sub>	140	140	ns typ	CLR pulse activation time
t <sub>17</sub>	0	0	ns min	SYNC falling edge to first SCLK rising edge
t <sub>18</sub>	65	60	ns max	$\overline{\text{SYNC}}$ rising edge to SDO tristate (C <sub>L</sub> = 50 pF)
t <sub>19</sub>	62	45	ns max	SCLK rising edge to SDO valid ( $C_L = 50 \text{ pF}$ )
t <sub>20</sub>	0	0	ns min	SYNC rising edge to SCLK rising edge ignore
t <sub>21</sub>	35	35	ns typ	RESET pulse width low
t <sub>22</sub>	150	150	ns typ	RESET pulse activation time

 $<sup>^1</sup>$  All input signals are specified with  $t_R$  =  $t_F$  = 1 ns/V (10% to 90% of IOV  $_{CC}$ ) and timed from a voltage level of (V  $_{\rm IL}$  + V  $_{\rm IH}$ )/2.  $^2$  Maximum SCLK frequency is 35 MHz for write mode and 16 MHz for readback mode.




Figure 3. Readback Mode Timing Diagram

DB23

REGISTER CONTENTS CLOCKED OUT

DB0

SDO

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A$  = 25°C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

Table 4.

ParameterRatingVDD to AGND-0.3 V to +34 VVss to AGND-34 V to +0.3 VVDD to Vss-0.3 V to +34 VVcc to DGND-0.3 V to +7 VIOVcc to DGND-0.3 V to Vcc + 3 V or +7 VWhichever is less)-0.3 V to IOVcc + 0.3 V or +7 V (whichever is less)Digital Inputs to DGND-0.3 V to VDD + 0.3 V or +7 V (whichever is less)Vour to AGND-0.3 V to VDD + 0.3 V ODD + 0.3	1 able 4.	
Vss to AGND VDD to Vss Vcc to DGND IOVcc to DGND Oligital Inputs to DGND  VOUT to AGND VREFP to AGND VREFN to AGND DGND to AGND Operating Temperature Range Maximum Junction Temperature, TJ max Power Dissipation LFCSP Package θJA Thermal Impedance Lead Temperature Soldering  -0.3 V to +0.3 V -0.3 V to VDD + 0.3 V -0.3 V to VDD + 0.3 V -0.3 V to +0.3 V -0.3 V to	Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub> V <sub>CC</sub> to DGND  IOV <sub>CC</sub> to DGND  Digital Inputs to DGND  Nout to AGND V <sub>REFP</sub> to AGND  DGND to AGND  Operating Temperature Range, T <sub>A</sub> Industrial Storage Temperature Range Maximum Junction Temperature, T <sub>J</sub> max Power Dissipation  LFCSP Package θ <sub>JA</sub> Thermal Impedance Lead Temperature Soldering  -0.3 V to +34 V -0.3 V to +7 V (whichever is less) -0.3 V to V <sub>CC</sub> + 0.3 V or +7 V (whichever is less) -0.3 V to V <sub>DD</sub> + 0.3 V V <sub>REFP</sub> to AGND -0.3 V to V <sub>DD</sub> + 0.3 V V <sub>SS</sub> - 0.3 V to +0.3 V -0.3 V to +0.3 V -0.3 V to +0.3 V  (T <sub>J</sub> max - T <sub>A</sub> )/θ <sub>JA</sub> (T <sub>J</sub> max - T <sub>A</sub> )/θ <sub>JA</sub> JEDEC industry standard J-STD-020	V <sub>DD</sub> to AGND	−0.3 V to +34 V
Vcc to DGND  IOV <sub>CC</sub> to DGND  Digital Inputs to DGND  Vout to AGND  VREFP to AGND  DGND  Operating Temperature Range, TAIndustrial  Storage Temperature Range  Maximum Junction Temperature, T <sub>J</sub> max  Power Dissipation  LFCSP Package  θ <sub>JA</sub> Thermal Impedance  Lead Temperature  Soldering  ON V to VCC + 3 V or +7 V (whichever is less)  -0.3 V to VDD + 0.3 V or +7 V (whichever is less)	V <sub>SS</sub> to AGND	−34 V to +0.3 V
IOV <sub>CC</sub> to DGND  -0.3 V to V <sub>CC</sub> + 3 V or +7 V (whichever is less)  Digital Inputs to DGND  -0.3 V to IOV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)  V <sub>OUT</sub> to AGND  V <sub>REFP</sub> to AGND  V <sub>REFN</sub> to AGND  DGND to AGND  Operating Temperature Range, T <sub>A</sub> Industrial  Storage Temperature Range  Maximum Junction Temperature, T <sub>J</sub> max  Power Dissipation  LFCSP Package  θ <sub>JA</sub> Thermal Impedance  Lead Temperature  Soldering  -0.3 V to V <sub>CC</sub> + 3 V or +7 V (whichever is less)  -0.3 V to IOV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to IOV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to IOV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to IOV <sub>CC</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V or +0.3 V or	$V_{DD}$ to $V_{SS}$	−0.3 V to +34 V
(whichever is less)  Digital Inputs to DGND  Vout to AGND  VREFP to AGND  VREFP to AGND  VREFN to AGND  DGND to AGND  Operating Temperature Range, TA Industrial  Storage Temperature Range  Maximum Junction Temperature, T <sub>J</sub> max  Power Dissipation  LFCSP Package  θ <sub>JA</sub> Thermal Impedance  Lead Temperature  Soldering  (whichever is less)  -0.3 V to IOV <sub>CC</sub> + 0.3 V or +0.3 V or +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V  VSS - 0.3 V to +0.3 V  -0.3 V to +0.3 V  -0.3 V to +0.3 V  To +0.3 V  (T <sub>J</sub> max − T <sub>A</sub> )/θ <sub>JA</sub> (T <sub>J</sub> max − T <sub>A</sub> )/θ <sub>JA</sub> JEDEC industry standard  J-STD-020	V <sub>CC</sub> to DGND	−0.3 V to +7 V
+7 V (whichever is less)  Vout to AGND  VREFP to AGND  VREFN to AGND  DGND to AGND  Operating Temperature Range, TA Industrial  Storage Temperature Range  Maximum Junction Temperature, T <sub>J</sub> max  Power Dissipation  LFCSP Package θ <sub>JA</sub> Thermal Impedance  Lead Temperature Soldering  +7 V (whichever is less)  -0.3 V to V <sub>DD</sub> + 0.3 V  V <sub>SS</sub> - 0.3 V to +0.3 V  -0.3 V to +0.3 V  -0.3 V to +0.3 V  -0.5°C to +125°C  -65°C to +125°C  150°C  150°C  150°C  31.0°C/W  JEDEC industry standard  J-STD-020	IOV <sub>cc</sub> to DGND	
$\begin{array}{lll} V_{REFP} \ to \ AGND & -0.3 \ V \ to \ V_{DD} + 0.3 \ V \\ V_{SS} - 0.3 \ V \ to + 0.3 \ V \\ DGND \ to \ AGND & -0.3 \ V \ to + 0.3 \ V \\ Operating \ Temperature \ Range, T_A \\ Industrial & -40^{\circ}C \ to + 125^{\circ}C \\ Storage \ Temperature \ Range & -65^{\circ}C \ to + 150^{\circ}C \\ Maximum \ Junction \ Temperature, T_J \ max \\ Power \ Dissipation & (T_J \ max - T_A)/\theta_{JA} \\ LFCSP \ Package & \theta_{JA} \ Thermal \ Impedance & 31.0^{\circ}C/W \\ Lead \ Temperature & JEDEC \ industry \ standard \\ Soldering & J-STD-020 \\ \end{array}$	Digital Inputs to DGND	
$\begin{array}{lll} V_{REFN} \text{ to AGND} & V_{SS} = 0.3 \text{ V to } +0.3 \text{ V} \\ DGND \text{ to AGND} & -0.3 \text{ V to } +0.3 \text{ V} \\ Operating Temperature Range, T_A \\ Industrial & -40^{\circ}\text{C to } +125^{\circ}\text{C} \\ Storage Temperature Range & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ Maximum Junction Temperature, T_J max & (T_J max - T_A)/\theta_{JA} \\ Power Dissipation & (T_J max - T_A)/\theta_{JA} \\ LFCSP Package & \theta_{JA} Thermal Impedance & 31.0^{\circ}\text{C/W} \\ Lead Temperature & JEDEC industry standard \\ Soldering & J-STD-020 \\ \end{array}$	Vout to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
DGND to AGND Operating Temperature Range, T <sub>A</sub> Industrial Storage Temperature Range Maximum Junction Temperature, T <sub>J</sub> max Power Dissipation LFCSP Package θ <sub>JA</sub> Thermal Impedance Lead Temperature Soldering  -0.3 V to +0.3 V -40°C to +125°C -65°C to +150°C  150°C  (T <sub>J</sub> max – T <sub>A</sub> )/θ <sub>JA</sub> 31.0°C/W JEDEC industry standard J-STD-020	V <sub>REFP</sub> to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range, T <sub>A</sub> Industrial Storage Temperature Range  Maximum Junction Temperature, T <sub>J</sub> max  Power Dissipation  LFCSP Package θ <sub>JA</sub> Thermal Impedance Lead Temperature Soldering  -40°C to +125°C -65°C to +150°C  150°C  150°C  31.0°C/W  JEDEC industry standard J-STD-020	$V_{REFN}$ to AGND	V <sub>ss</sub> – 0.3 V to +0.3 V
Industrial  Storage Temperature Range  Maximum Junction Temperature,  T <sub>J</sub> max  Power Dissipation  LFCSP Package  θ <sub>JA</sub> Thermal Impedance  Lead Temperature  Soldering  -40°C to +125°C  -65°C to +150°C  150°C  (T <sub>J</sub> max – T <sub>A</sub> )/θ <sub>JA</sub> 31.0°C/W  JEDEC industry standard  J-STD-020	DGND to AGND	−0.3 V to +0.3 V
Storage Temperature Range  Maximum Junction Temperature,	Operating Temperature Range, $T_A$	
Maximum Junction Temperature, T <sub>J</sub> max Power Dissipation LFCSP Package θ <sub>JA</sub> Thermal Impedance Lead Temperature Soldering  150°C  (T <sub>J</sub> max – T <sub>A</sub> )/θ <sub>JA</sub> 31.0°C/W JEDEC industry standard J-STD-020	Industrial	−40°C to +125°C
T <sub>J</sub> max Power Dissipation $(T_J max - T_A)/\theta_{JA}$ LFCSP Package $\theta_{JA}$ Thermal Impedance 31.0°C/W  Lead Temperature JEDEC industry standard Soldering J-STD-020	Storage Temperature Range	−65°C to +150°C
LFCSP Package  θ <sub>JA</sub> Thermal Impedance  Lead Temperature  Soldering  31.0°C/W  JEDEC industry standard  J-STD-020	•	150°C
θ <sub>JA</sub> Thermal Impedance31.0°C/WLead TemperatureJEDEC industry standardSolderingJ-STD-020	Power Dissipation	$(T_J \max - T_A)/\theta_{JA}$
Lead Temperature JEDEC industry standard J-STD-020	LFCSP Package	
Soldering J-STD-020	$\theta_{JA}$ Thermal Impedance	31.0°C/W
	Lead Temperature	JEDEC industry standard
ESD (Human Body Model) 1.6 kV	Soldering	J-STD-020
	ESD (Human Body Model)	1.6 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


This device is a high performance integrated circuit with an ESD rating of 1.6 kV, and it is ESD sensitive. Proper precautions must be taken for handling and assembly.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.

2. NEGATIVE ANALOG SUPPLY CONNECTION (VSS).

A VOLTAGE IN THE RANGE OF -16.5 V TO -2.5 V

CAN BE CONNECTED. VSS SHOULD BE DECOUPLED

TO AGND. THE PADDLE CAN BE LEFT ELECTRICALLY

UNCONNECTED PROVIDED THAT A SUPPLY

CONNECTION IS MADE AT THE VSS PINS. IT IS

RECOMMENDED THAT THE PADDLE BE THERMALLY

CONNECTED TO A COPPER PLANE FOR ENHANCED

THERMAL PERFORMANCE.

Figure 4. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	Vout	Analog Output Voltage.
2	V <sub>REFP</sub>	Positive Reference Voltage Input. A voltage in the range of 5 V to $V_{DD}$ – 2.5 V can be connected to this pin.
3, 5	$V_{\text{DD}}$	Positive Analog Supply Connection. A voltage in the range of 7.5 V to 16.5 V can be connected to this pin. V <sub>DD</sub> must be decoupled to AGND.
4	RESET	Active Low Reset. Asserting this pin returns the AD5780 to its power-on status.
6	CLR	Active Low Input. Asserting this pin sets the DAC register to a user defined value (see Table 12) and updates the DAC output. The output value depends on the DAC register coding that is being used, either binary or twos complement.
7	LDAC	Active Low Load DAC Logic Input. This pin is used to update the DAC register and, consequently, the analog output. When tied permanently low, the output is updated on the rising edge of SYNC. If LDAC is held high during the write cycle, the input register is updated, but the output update is held off until the falling edge of LDAC. Do not leave the LDAC pin unconnected.
8	Vcc	Digital Supply. Voltage range is from 2.7 V to 5.5 V. Vcc should be decoupled to DGND.
9	IOV <sub>CC</sub>	Digital Interface Supply. Digital threshold levels are referenced to the voltage applied to this pin. Voltage range is from 1.71 V to 5.5 V.
10, 21, 22, 23	DNC	Do Not Connect. Do not connect to these pins.
11	SDO	Serial Data Output. Data is clocked out on the rising edge of the serial clock input.
12	SDIN	Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input.
13	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 35 MHz.
14	SYNC	Level Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC goes low, it enables the input shift register, and data is then transferred in on the falling edges of the following clocks. The DAC is updated on the rising edge of SYNC.
15	DGND	Ground Reference Pin for Digital Circuitry.
16	$V_{REFN}$	Negative Reference Voltage Input.
17, 18	V <sub>SS</sub>	Negative Analog Supply Connection. A voltage in the range of $-16.5$ V to $-2.5$ V can be connected to this pin. Vss must be decoupled to AGND.
19	AGND	Ground Reference Pin for Analog Circuitry.
20	R <sub>FB</sub>	Feedback Connection for External Amplifier. See the AD5780 Features section for further details.
24	INV	Inverting Input Connection for External Amplifier. See the AD5780 Features section for further details.
EPAD	Vss	Negative Analog Supply Connection ( $V_{SS}$ ). A voltage in the range of $-16.5$ V to $-2.5$ V can be connected to this pin. $V_{SS}$ must be decoupled to AGND. The paddle can be left electrically unconnected provided that a supply connection is made at the $V_{SS}$ pins. It is recommended that the paddle be thermally connected to a copper plane for enhanced thermal performance.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Integral Nonlinearity Error vs. DAC Code, ±10 V Span




Figure 6. Integral Nonlinearity Error vs. DAC Code, 10 V Span




Figure 7. Integral Nonlinearity Error vs. DAC Code, 5 V Span




Figure 8. Integral Nonlinearity Error vs. DAC Code, 5 V Span,  $\times 2$  Gain Mode




Figure 9. Differential Nonlinearity Error vs. DAC Code,  $\pm 10\,\mathrm{V}$  Span




Figure 10. Differential Nonlinearity Error vs. DAC Code, 10 V Span




Figure 11. Differential Nonlinearity Error vs. DAC Code, 5 V Span




Figure 12. Differential Nonlinearity Error vs. DAC Code, 5 V Span, ×2 Gain Mode




Figure 13. Integral Nonlinearity Error vs. Temperature




Figure 14. Differential Nonlinearity Error vs. Temperature




Figure 15. Integral Nonlinearity Error vs. Supply Voltage,  $\pm 10$  V Span




Figure 16. Integral Nonlinearity Error vs. Supply Voltage, 5 V Span




Figure 17. Differential Nonlinearity Error vs. Supply Voltage,  $\pm 10$  V Span




Figure 18. Differential Nonlinearity Error vs. Supply Voltage, 5 V Span




Figure 19. Zero-Scale Error vs. Supply Voltage, ±10 V Span




Figure 20. Zero-Scale Error vs. Supply Voltage, 5 V Span




Figure 21. Midscale Error vs. Supply Voltage, ±10 V Span




Figure 22. Midscale Error vs. Supply Voltage, 5 V Span




Figure 23. Full-Scale Error vs. Supply Voltage,  $\pm 10$  V Span




Figure 24. Full-Scale Error vs. Supply Voltage, 5 V Span




Figure 25. Gain Error vs. Supply Voltage, ±10 V Span




Figure 26. Gain Error vs. Supply Voltage, 5 V Span




Figure 27. Integral Nonlinearity Error vs. Reference Voltage




Figure 28. Differential Nonlinearity Error vs. Reference Voltage




Figure 29. Zero-Scale Error vs. Reference Voltage




Figure 30. Midscale Error vs. Reference Voltage




Figure 31. Full-Scale Error vs. Reference Voltage




Figure 32. Gain Error vs. Reference Voltage




Figure 33. Full-Scale Error vs. Temperature




Figure 34. Midscale Error vs. Temperature




Figure 35. Zero-Scale Error vs. Temperature




Figure 36. Gain Error vs. Temperature




Figure 37.  $IOI_{CC}$  vs. Logic Input Voltage




Figure 38. Power Supply Currents vs. Power Supply Voltages




Figure 39. Rising Full-Scale Voltage Step




Figure 40. Falling Full-Scale Voltage Step




Figure 41. 500 Code Step Settling Time




Figure 42. 6 MSB Segment Glitch Energy for ±10 V VREF




Figure 43. 6 MSB Segment Glitch Energy for 10 V VREF




Figure 44. 6 MSB Segment Glitch Energy for 5 V VREF




Figure 45. Midscale Peak-to-Peak Glitch for  $\pm 10 \text{ V}$ 




Figure 46. Voltage Output Noise, 0.1 Hz to 10 Hz Bandwidth




Figure 47. Noise Spectral Density vs. Frequency




Figure 48. Glitch Impulse on Removal of Output Clamp

## **TERMINOLOGY**

#### **Relative Accuracy**

Relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. A typical INL error vs. code plot is shown in Figure 5.

#### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic. A typical DNL error vs. code plot is shown in Figure 9.

#### **Linearity Error Long-Term Stability**

Linearity error long-term stability is a measure of the stability of the linearity of the DAC over a long period of time. It is specified in LSB for a time period of 500 hours and 1000 hours at an elevated ambient temperature.

#### **Zero-Scale Error**

Zero-scale error is a measure of the output error when zero-scale code (0x00000) is loaded to the DAC register. Ideally, the output voltage should be  $V_{\text{REFN}}$ . Zero-scale error is expressed in LSBs.

#### **Zero-Scale Error Temperature Coefficient**

Zero-scale error temperature coefficient is a measure of the change in zero-scale error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Full-Scale Error**

Full-scale error is a measure of the output error when full-scale code (0x3FFFF) is loaded to the DAC register. Ideally, the output voltage should be  $V_{\text{REFP}}-1$  LSB. Full-scale error is expressed in LSBs.

#### **Full-Scale Error Temperature Coefficient**

Full-scale error temperature coefficient is a measure of the change in full-scale error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Gain Error**

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed in ppm of the full-scale range.

#### **Gain Error Temperature Coefficient**

Gain error temperature coefficient is a measure of the change in gain error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Midscale Error**

Midscale error is a measure of the output error when midscale code (0x20000) is loaded to the DAC register. Ideally, the output voltage should be ( $V_{REFP}$  –  $V_{REFN}$ )/2 +  $V_{REFN}$ . Midscale error is expressed in LSBs.

#### **Output Voltage Settling Time**

Output voltage settling time is the amount of time it takes for the output voltage to settle to a specified level for a specified change in voltage. For fast settling applications, a high speed buffer amplifier is required to buffer the load from the 3.4 k $\Omega$  output impedance of the AD5780, in which case, it is the amplifier that determines the settling time.

#### Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major carry transition (see Figure 48).

#### **Output Enabled Glitch Impulse**

Output enabled glitch impulse is the impulse injected into the analog output when the clamp to ground on the DAC output is removed. It is specified as the area of the glitch in nV-sec (see Figure 48).

#### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s, and vice versa.

#### **Total Harmonic Distortion (THD)**

Total harmonic distortion is the ratio of the rms sum of the harmonics of the DAC output to the fundamental value. Only the second to fifth harmonics are included.

#### DC Power Supply Rejection Ratio

DC power supply rejection ratio is a measure of the rejection of the output voltage to dc changes in the power supplies applied to the DAC. It is measured for a given dc change in power supply voltage and is expressed in  $\mu V/V$ .

#### AC Power Supply Rejection Ratio (AC PSRR)

AC power supply rejection ratio is a measure of the rejection of the output voltage to ac changes in the power supplies applied to the DAC. It is measured for a given amplitude and frequency change in power supply voltage and is expressed in decibels.

### THEORY OF OPERATION

The AD5780 is a high accuracy, fast settling, single, 18-bit, serial input, voltage output DAC. It operates from a  $V_{\rm DD}$  supply voltage of 7.5 V to 16.5 V and a Vss supply of –16.5 V to –2.5 V. Data is written to the AD5780 in a 24-bit word format via a 3-wire serial interface. The AD5780 incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V with the  $V_{\rm OUT}$  pin clamped to AGND through a ~6 k $\Omega$  internal resistor.

#### **DAC ARCHITECTURE**

The architecture of the AD5780 consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 49. The six MSBs of the 18-bit data-word are decoded to drive 63 switches, E0 to E62. Each of these switches connects one of 63 matched resistors to either the buffered  $V_{\text{REFP}}$  or buffered  $V_{\text{REFN}}$  voltage. The remaining 12 bits of the data-word drive the S0 to S11 switches of a 12-bit voltage mode R-2R ladder network.




Figure 49. DAC Ladder Structure Serial Interface

#### **SERIAL INTERFACE**

The AD5780 has a 3-wire serial interface (SYNC, SCLK, and SDIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards, as well as most DSPs (see Figure 2 for a timing diagram).

#### **Input Shift Register**

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24-bit word under the control of a serial clock input, SCLK, which can operate at up to 35 MHz. The input register consists of an  $R/\overline{W}$  bit, three address bits, and 20 data bits as shown in Table 6. The timing diagram for this operation is shown in Figure 2.

**Table 6. Input Shift Register Format** 

MSB LSB

DB23	DB22	DB21	DB20	DB19 to DB0
$R/\overline{W}$		Register address		Register data

Table 7. Decoding the Input Shift Register

R/W	Register Address		ess	Description
X <sup>1</sup>	0	0	0	No operation (NOP). Used in readback operations.
0	0	0	1	Write to the DAC register.
0	0	1	0	Write to the control register.
0	0	1	1	Write to the clearcode register.
0	1	0	0	Write to the software control register.
1	0	0	1	Read from the DAC register.
1	0	1	0	Read from the control register.
1	0	1	1	Read from the clearcode register.

<sup>&</sup>lt;sup>1</sup> X is don't care.

#### **Standalone Operation**

The serial interface works with both a continuous and noncontinuous serial clock. A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles.

In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and \$\overline{SYNC}\$ must be taken high after the final clock to latch the data. The first falling edge of \$\overline{SYNC}\$ starts the write cycle. Exactly 24 falling clock edges must be applied to SCLK before \$\overline{SYNC}\$ is brought high again. If \$\overline{SYNC}\$ is brought high before the 24th falling SCLK edge, the data written is invalid. If more than 24 falling SCLK edges are applied before \$\overline{SYNC}\$ is brought high, the input data is also invalid.

The input shift register is updated on the <u>rising</u> edge of <u>SYNC</u>. For another serial transfer to take place, <u>SYNC</u> must be brought low again. After the end of the serial data transfer, data is automatically transferred from the input shift register to the addressed register. When <u>the write</u> cycle is <u>complete</u>, the output can be updated by taking <u>LDAC</u> low while <u>SYNC</u> is high.

#### Readback

The contents of all the on-chip registers can be read back via the SDO pin. Table 7 outlines how the registers are decoded. After a register has been addressed for a read, the next 24 clock cycles clock the data out on the SDO pin. The clocks must be applied while \$\overline{\text{SYNC}}\$ is low. When \$\overline{\text{SYNC}}\$ is returned high, the SDO pin is placed in tristate. For a read of a single register, the NOP function can be used to clock out the data. Alternatively, if more than one register is to be read, the data of the first register to be addressed can be clocked out at the same time that the second register to be read is being addressed. The SDO pin must be enabled to complete a readback operation. The SDO pin is enabled by default.

#### HARDWARE CONTROL PINS

#### Load DAC Function (LDAC)

After data has been transferred into the input register of the DAC, there are two ways to update the DAC register and DAC output. Depending on the status of both SYNC and LDAC, one of two update modes is selected: synchronous DAC update or asynchronous DAC update.

#### Synchronous DAC Update

In this mode,  $\overline{\text{LDAC}}$  is held low while data is being clocked into the input shift register. The DAC output is updated on the rising edge of  $\overline{\text{SYNC}}$ .

#### Asynchronous DAC Update

In this mode,  $\overline{\text{LDAC}}$  is held high while data is being clocked into the input shift register. The DAC output is asynchronously updated by taking  $\overline{\text{LDAC}}$  low after  $\overline{\text{SYNC}}$  has been taken high. The update now occurs on the falling edge of  $\overline{\text{LDAC}}$ .

#### Reset Function (RESET)

The AD5780 can be reset to its power-on state by two means: either by asserting the  $\overline{RESET}$  pin or by using the reset function in the software control register (see Table 13). If the  $\overline{RESET}$  pin is not used, hardwire it to  $IOV_{CC}$ .

#### Asynchronous Clear Function (CLR)

The  $\overline{\text{CLR}}$  pin is an active low clear that allows the output to be cleared to a user defined value. The 18-bit clearcode value is programmed to the clearcode register (see Table 12). It is necessary to maintain  $\overline{\text{CLR}}$  low for a minimum amount of time to complete the operation (see Figure 2). When the  $\overline{\text{CLR}}$  signal is returned high, the output remains at the clear value (if  $\overline{\text{LDAC}}$  is high) until a new value is loaded to the DAC register. The output cannot be updated with a new value while the  $\overline{\text{CLR}}$  pin is low. A clear operation can also be performed by setting the CLR bit in the software control register (see Table 13).

#### **ON-CHIP REGISTERS**

#### **DAC Register**

Table 9 outlines how data is written to and read from the DAC register.

The following equation describes the ideal transfer function of the DAC:

$$V_{OUT} = \frac{\left(V_{REFP} - V_{REFN}\right) \times D}{2^{18}} + V_{REFN}$$

where:

 $V_{REFN}$  is the negative voltage applied at the V<sub>REFN</sub> input pin.  $V_{REFP}$  is the positive voltage applied at the V<sub>REFP</sub> input pin. D is the 18-bit code programmed to the DAC.

**Table 8. Hardware Control Pins Truth Table** 

LDAC	CLR	RESET	Function
X1	X1	0	The AD5780 is in reset mode. The device cannot be programmed.
$X^1$	X <sup>1</sup>	Ţ	The AD5780 is returned to its power-on state. All registers are set to their default values.
0	0	1	The DAC register is loaded with the clearcode register value, and the output is set accordingly.
0	1	1	The output is set according to the DAC register value.
1	0	1	The DAC register is loaded with the clearcode register value, and the output is set accordingly.
J	1	1	The output is set according to the DAC register value.
l	0	1	The output remains at the clearcode register value.
Ţ	1	1	The output remains set according to the DAC register value.
Ţ	0	1	The output remains at the clearcode register value.
1	l	1	The DAC register is loaded with the clearcode register value and the output is set accordingly.
0	l	1	The DAC register is loaded with the clearcode register value and the output is set accordingly.
1	t	1	The output remains at the clearcode register value.
0	t l	1	The output is set according to the DAC register value.

<sup>&</sup>lt;sup>1</sup> X is don't care.

Table 9. DAC Register

MSB LSB

DB23	DB22	DB21	DB20	DB19 to DB2	DB1	DB0
R/W	Register address			DAC register data		
R/W	0	0	1	18 bits of data	X <sup>1</sup>	X <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> X is don't care.

#### **Control Register**

The control register controls the mode of operation of the AD5780.

#### **Clearcode Register**

The clearcode register sets the value to which the DAC output is set when the  $\overline{CLR}$  pin or CLR bit in the software control register is asserted. The output value depends on the DAC coding that is being used, either binary or twos complement. The default register value is 0.

#### Table 10. Control Register

MSB LSB

DB23	DB22	DB21	DB20	DB19 to DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
R/W Register address		Control register data													
R/W	0	1	0	Reserved	Reserved		00	00		SDODIS	BIN/2sC	DACTRI	OPGND	RBUF	Reserved

**Table 11. Control Register Functions** 

Bit Name	Description						
Reserved	These bits are reserved and should be programmed to zero.						
RBUF	Output amplifier configuration control.						
	0: the internal amplifier, A1, is powered up and Resistors R <sub>FB</sub> and R1 are connected in series as shown in Figure 53. This allows an external amplifier to be connected in a gain of two configuration. See the AD5780 Features section for further details.						
	1: (default) the internal amplifier, A1, is powered down and Resistors $R_{FB}$ and R1 are connected in parallel, as shown in Figure 52, so that the resistance between the $R_{FB}$ and INV pins is 3.4 k $\Omega$ , equal to the resistance of the DAC. This allows the $R_{FB}$ and INV pins to be used for input bias current compensation for an external unity-gain amplifier. See the AD5780 Features section for further details.						
OPGND	Output ground clamp control.						
	0: the DAC output clamp to ground is removed, and the DAC is placed in normal mode.						
	1: (default) the DAC output is clamped to ground through a $\sim$ 6 k $\Omega$ resistance, and the DAC is placed in tristate mode. Resetting the part puts the DAC in OPGND mode, where the output ground clamp is enabled and the DAC is tristated. Setting the OPGND bit to 1 in the control register overrules any write to the DACTRI bit.						
DACTRI	DAC tristate control.						
	0: the DAC is in normal operating mode.						
	1: (default) the DAC is in tristate mode.						
BIN/2sC	DAC register coding selection.						
	0: (default) the DAC register uses twos complement coding.						
	1: the DAC register uses offset binary coding.						
SDODIS	SDO pin enable/disable control.						
	0: (default) the SDO pin is enabled.						
	1: the SDO pin is disabled (tristate).						
R/W	Read/write select bit.						
	0: AD5780 is addressed for a write operation.						
	1: AD5780 is addressed for a read operation.						

#### Table 12. Clearcode Register

MSB LSB

DB23	DB22 DB21 DB20		DB20	DB19 to DB2	DB1	DB0
R/W	Register address			Clearcode register data		
R/W	0	1	1	18 bits of data	X <sup>1</sup>	X <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> X is don't care.

#### Software Control Register

This is a write only register in which writing a 1 to a particular bit has the same effect as pulsing the corresponding pin low.

#### **Table 13. Software Control Register**

MSB LSB

DB23	DB22	DB21	DB20	DB19 to DB3	DB2	DB1	DB0
R/W	Register address			Software control register data			
0	1	0	0	Reserved	Reset	CLR <sup>1</sup>	LDAC <sup>2</sup>

 $<sup>^{1}</sup>$  The CLR function has no effect when the  $\overline{\text{LDAC}}$  pin is low.

#### **Table 14. Software Control Register Functions**

Bit Name	Description					
LDAC Setting this bit to 1 updates the DAC register and consequently the DAC output.						
CLR	Setting this bit to 1 sets the DAC register to a user defined value (see Table 12) and updates the DAC output. The output value depends on the DAC register coding that is being used, either binary or twos complement.					
Reset	Setting this bit to 1 returns the AD5780 to its power-on state.					

 $<sup>^2</sup>$  The LDAC function has no effect when the  $\overline{\text{CLR}}$  pin is low.

## **AD5780 FEATURES**

#### **POWER-ON TO 0 V**

The AD5780 contains a power-on reset circuit that, as well as resetting all registers to their default values, controls the output voltage during power-up. Upon power-on, the DAC is placed in tristate (its reference inputs are disconnected), and its output is clamped to AGND through a ~6 k $\Omega$  resistor. The DAC remains in this state until programmed otherwise via the control register. This is a useful feature in applications where it is important to know the state of the DAC output while it is in the process of powering up.

#### **POWER-UP SEQUENCE**

To power up the part in a known safe state, ensure that  $V_{\rm CC}$  does not come up while  $V_{\rm DD}$  is unpowered during power-on by powering up the  $V_{\rm DD}$  supply before the  $V_{\rm CC}$  supply. If this cannot be achieved, connect an external Schottky diode across the  $V_{\rm DD}$  and  $V_{\rm CC}$  supplies as shown in Figure 50.




Figure 50. Schottky Diode Connection

#### **CONFIGURING THE AD5780**

After power-on, the AD5780 must be configured for normal operating mode before programming the output. To do this, the control register must be programmed. The DAC is removed from tristate by clearing the DACTRI bit, and the output clamp is removed by clearing the OPGND bit. At this point, the output goes to  $V_{\text{REFN}}$  unless an alternative value is first programmed to the DAC register.

#### **DAC OUTPUT STATE**

The DAC output can be placed in one of three states, controlled by the DACTRI and OPGND bits of the control register, as shown in Table 15.

**Table 15. Output State Truth Table** 

DACTRI	OPGND	Output State
0	0	Normal operating mode.
0	1	Output is clamped via $\sim$ 6 k $\Omega$ to AGND.
1	0	Output is in tristate.
1	1	Output is clamped via $\sim$ 6 k $\Omega$ to AGND.

#### **OUTPUT AMPLIFIER CONFIGURATION**

There are a number of different ways that an output amplifier can be connected to the AD5780, depending on the voltage references applied and the desired output voltage span.

#### **Unity-Gain Configuration**

Figure 51 shows an output amplifier configured for unity gain. In this configuration, the output spans from  $V_{\text{REFN}}$  to  $V_{\text{REFP}}$ .




Figure 51. Output Amplifier in Unity-Gain Configuration

A second unity-gain configuration for the output amplifier is one that removes an offset from the input bias currents of the amplifier. It does this by inserting a resistance in the feedback path of the amplifier that is equal to the output resistance of the DAC. The DAC output resistance is 3.4 k $\Omega$ . By connecting R1 and R<sub>FB</sub> in parallel, a resistance equal to the DAC resistance is available on chip. Because the resistors are all on one piece of silicon, they are temperature coefficient matched. To enable this mode of operation, the RBUF bit of the control register must be set to Logic 1. Figure 52 shows how the output amplifier is connected to the AD5780. In this configuration, the output amplifier is in unity gain and the output spans from  $V_{REFN}$  to  $V_{REFP}$ . This unity-gain configuration allows a capacitor to be placed in the amplifier feedback path to improve dynamic performance.




Figure 52. Output Amplifier in Unity Gain with Amplifier Input Bias Current Compensation

#### Gain of Two Configuration (×2 Gain Mode)

Figure 53 shows an output amplifier configured for a gain of two. The gain is set by the internal matched 6.8 k $\Omega$  resistors, which are exactly twice the DAC resistance, having the effect of removing an offset from the input bias current of the external amplifier. In this configuration, the output spans from 2 × V\_REFN – V\_REFP to V\_REFP. This configuration is used to generate a bipolar output span from a single-ended reference input, with V\_REFN = 0 V. For this mode of operation, the RBUF bit of the control register must be cleared to Logic 0.




Figure 53. Output Amplifier in Gain-of-Two Configuration

# **APPLICATIONS INFORMATION TYPICAL OPERATING CIRCUIT**

Figure 54 shows a typical operating circuit for the AD5780 using an AD8675 as an output buffer. Because the output impedance of the AD5780 is 3.4 k $\Omega$ , an output buffer is required for driving low resistive, high capacitive loads.




Figure 54. Typical Operating Circuit

#### **EVALUATION BOARD**

An evaluation board is available for the AD5780 to aid designers in evaluating the high performance of the part with minimum effort. The AD5780 evaluation kit includes a populated and tested AD5780 printed circuit board (PCB). The evaluation board interfaces to the USB port of a PC. Software is available

with the evaluation board to allow the user to easily program the AD5780. The software runs on any PC that has Microsoft® Windows® XP (SP2), Vista (32-bit or 64-bit), or Windows 7 installed. The AD5780 user guide, UG-256, is available, which gives full details on the operation of the evaluation board.

# **OUTLINE DIMENSIONS**




Figure 55. 24-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 5 mm Body and 0.90 mm Package Height (CP-24-5) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	INL	Package Description	Package Option
AD5780ACPZ	-40°C to +125°C	±2 LSB	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-5
AD5780ACPZ-REEL7	-40°C to +125°C	±2 LSB	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-5
AD5780BCPZ	-40°C to +125°C	±1 LSB	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-5
AD5780BCPZ-REEL7	-40°C to +125°C	±1 LSB	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-5
EVAL-AD5780SDZ			Evaluation Board	

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.



Rev. F | Page 27 of 27