CMOS Low Voltage
$2 \Omega$ SPST Switches

## FEATURES

1.8 V to 5.5 V single supply
$2 \Omega$ (typical) on resistance
Low on resistance flatness
Guaranteed leakage specifications up to $85^{\circ} \mathrm{C}$
-3 dB bandwidth > $\mathbf{2 0 0} \mathbf{~ M H z}$
Rail-to-rail operation
Fast switching times
ton 18 ns
toff 12 ns
Typical power consumption < $0.01 \boldsymbol{\mu W}$
TTL/CMOS-compatible

## APPLICATIONS

## Battery-powered systems

Communication systems
Sample-and-hold systems
Audio signal routing
Video switching
Mechanical reed relay replacement

## FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC 1 INPUT

Figure 1.


SWITCHES SHOWN FOR A LOGIC 1 INPUT

Figure 2.

## GENERAL DESCRIPTION

The ADG701L/ADG702L are monolithic CMOS SPST switches. These switches are designed using an advanced submicron process that provides low power dissipation, yet offers high switching speed, low on resistance, and low leakage currents. In addition, -3 dB bandwidths of greater than 200 MHz can be achieved.

The ADG701L/ADG702L can operate from a single 1.8 V to 5.5 V supply, making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices.

Figure 1 and Figure 2 show that with a logic input of 1, the switch of the ADG701L is closed, while that of the ADG702L is open. Each switch conducts equally well in both directions when on.

The ADG701L/ADG702L are packaged as 5-lead SOT-23, 6-lead SOT-23, and 8-lead MSOP.

## PRODUCT HIGHLIGHTS

1. 1.8 V to 5.5 V single-supply operation. The ADG701L/ ADG702L offer high performance, including low on resistance and fast switching times. The ADG701L/ ADG702L are fully specified and guaranteed with 3 V and 5 V supply rails.
2. Very low Ron ( $3 \Omega$ maximum at $5 \mathrm{~V}, 5 \Omega$ maximum at 3 V ). At 1.8 V operation, Ron is typically $40 \Omega$ over the temperature range.
3. On resistance flatness $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}(1 \Omega$ maximum).
4. -3 dB bandwidth $>200 \mathrm{MHz}$.
5. Low power dissipation. CMOS construction ensures low power dissipation.
6. Fast $\mathrm{t}_{\mathrm{o}} / \mathrm{t}_{\mathrm{off}}$.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADG701L/ADG702L

## TABLE OF CONTENTS

| Features ..................................................................................... 1 | Typical Performance Characteristics ........................................... 7 |
| :--- | :--- |
| Applications................................................................................... 1 | Test Circuits........................................................................................ 8 |
| General Description ....................................................................... 1 | Terminology....................................................................................... 9 |

Typical Performance Characteristics ..... 7
Test Circuits ..... 8Applications Information10
supply Voltages ..... 10Off Isolation10
Outline Dimensions ..... 11
Ordering Guide ..... 12

## REVISION HISTORY

## 11/06—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$. Temperature range for the B version is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | B Version |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |  |  |
| ANALOG SWITCH |  |  |  |  |
| Analog Signal Range |  | 0 V to $\mathrm{V}_{\mathrm{DD}}$ | V | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$; see Figure 12 |
| On Resistance (Ron) | 2 |  | $\Omega \operatorname{typ}$ |  |
|  |  | 4 | $\Omega$ max |  |
| On Resistance Flatness (Rflation) | 0.5 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  |  | 1.0 | $\Omega$ max |  |
| LEAKAGE CURRENTS Source Off Leakage, Is (OFF) | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$; see Figure 13 |  |
|  | $\pm 0.25$ | $\pm 0.35$ |  | nA max |  |
| Drain Off Leakage, ID (OFF) | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$; see Figure 13 |
|  | $\pm 0.25$ | $\pm 0.35$ | nA max |  |
| Channel On Leakage, $\mathrm{I}_{\mathrm{D},} \mathrm{I}_{\mathrm{s}}(\mathrm{ON})$ | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$, or 4.5 V ; see Figure 14 |
|  | $\pm 0.25$ | $\pm 0.35$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |
| Input High Voltage, V INH | 2.4 |  | $\checkmark$ min | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| Input Low Voltage, $\mathrm{V}_{\text {INL }}$ | 0.8 |  | $V$ max |  |
| Input Current |  |  |  |  |  |
| lind or linh | 0.005 | $\pm 0.1$ | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max |  |
|  |  |  |  |  |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ |  |  |  |  |
| ton | 12 | 18 | ns typ ns max | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  |  |  |
| toff | 8 | 12 | ns typ | $R \mathrm{~L}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | ns max | $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V}$; see Figure 15 |
| Charge Injection | 5 |  | pC typ | $\mathrm{V}_{S}=2 \mathrm{~V}, \mathrm{R}_{S}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see Figure 16 |
| Off Isolation | -55 |  | dB typ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 17 \end{aligned}$ |
|  | -75 |  | dB typ |  |
| Bandwidth -3 dB | 200 |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=5 \mathrm{pF}$; see Figure 18 |
| $\mathrm{C}_{5}$ (OFF) | 17 |  | pF typ |  |
| $C_{D}(\mathrm{OFF})$$\mathrm{C}_{\mathrm{D}, \mathrm{C}_{S}(\mathrm{ON})}$ | 17 |  | pF typ |  |
|  | 38 |  | pF typ |  |
| POWER REQUIREMENTS ldo | 0.001 | 1.0 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\begin{aligned} & \mathrm{V} \mathrm{DD}=5.5 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |
|  |  |  |  |  |

[^0]
## ADG701L/ADG702L

$\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$. Temperature range for the B version is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { ersion } \\ & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance (Ron) <br> On Resistance Flatness (Rflat(on) | $\begin{aligned} & 3.5 \\ & 5 \\ & 1.5 \\ & \hline \end{aligned}$ | $0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}$ <br> 6 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \text {; see Figure } 12 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS Source Off Leakage $\mathrm{I}_{\mathrm{s}}$ (OFF) Drain Off Leakage ID (OFF) Channel On Leakage $I_{D}, I_{s}(O N)$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \end{aligned}$ | $\begin{aligned} & \pm 0.35 \\ & \pm 0.35 \\ & \pm 0.35 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \text {; see Figure } 13 \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \text {; see Figure } 13 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text {, or } 3 \mathrm{~V} \text {; see Figure } 14 \end{aligned}$ |
| DIGITAL INPUTS Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ Input Low Voltage, VINL Input Current lind or linh | 0.005 | 2.0 <br> 0.4 <br> $\pm 0.1$ | $V$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> ton <br> toff <br> Charge Injection <br> Off Isolation <br> Bandwidth - 3 dB <br> $\mathrm{C}_{\mathrm{s}}$ (OFF) <br> $C_{D}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | 14 <br> 8 <br> 4 <br> -55 <br> -75 <br> 200 <br> 17 <br> 17 <br> 38 | 20 13 | ns typ ns max ns typ ns max pC typ dB typ dB typ <br> MHz typ <br> pF typ pF typ pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V}, \text { see Figure } 15 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V}, \text { see Figure } 15 \\ & \mathrm{~V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { see Figure } 16 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ; \text { see Figure } 17 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { see Figure } 18 \end{aligned}$ |
| POWER REQUIREMENTS IdD | 0.001 | 1.0 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\begin{aligned} & \mathrm{V} \mathrm{DD}=3.3 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 3 \mathrm{~V} \end{aligned}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :---: | :---: |
| VDD to GND | -0.3 V to +7 V |
| Analog, Digital Inputs ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Continuous Current, S or D | 30 mA |
| Peak Current, S or D | 100 mA , pulsed at 1 ms , $10 \%$ duty cycle maximum |
| Operating Temperature Range Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| MSOP Package, Power Dissipation | 315 mW |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {jc }}$ Thermal Impedance | $44^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOT-23 Package, Power Dissipation | 282 mW |
| $\theta_{j A}$ Thermal Impedance | $229.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{Jc}}$ Thermal Impedance | $91.99^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| Lead-free Reflow Soldering |  |
| Peak Temperature | $260(+0 /-5)^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 10 sec to 40 sec |
| ESD | 2 kV |

${ }^{1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## ADG701L/ADG702L

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 8-Lead MSOP Pin Configuration


Figure 4. 6-Lead SOT-23 Pin Configuration


Figure 5. 5-Lead SOT-23 Pin Configuration

Table 4. Pin Function Descriptions

| Pin Number |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 8-Lead MSOP | 6-lead SOT-23 | 5-lead SOT-23 | Mnemonic | Description |
| 1 | 1 | 1 | D | Drain Terminal. May be an input or output. |
| $2,3,5$ | 5 | N/A | NC | No Connect. |
| 4 | 6 | 5 | VDD | Most Positive Power Supply Potential. |
| 6 | 4 | 4 | IN | Logic Control Input. |
| 7 | 3 | 3 | GND | Ground (0 V) Reference. |
| 8 | 2 | 2 | S | Source Terminal. May be an input or output. |

Table 5. Truth Table

| ADG701L In | ADG702L In | Switch Condition |
| :--- | :--- | :--- |
| 0 | 1 | Off |
| 1 | 0 | On |

## ADG701L/ADG702L

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ Single Supplies


Figure 7. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Different Temperatures $V_{D D}=3 \mathrm{~V}$


Figure 8. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures $V_{D D}=5 \mathrm{~V}$


Figure 9. Supply Current vs. Input Switching Frequency


Figure 10. Off Isolation vs. Frequency


Figure 11. Bandwidth

## ADG701L/ADG702L

## TEST CIRCUITS



Figure 12. On Resistance


Figure 13. Off Leakage


Figure 14. On Leakage


Figure 15. Switching Times


Figure 16. Charge Injection


Figure 17. Off Isolation


## ADG701L/ADG702L

## TERMINOLOGY

Ron
Ohmic resistance between D and S.
$\mathrm{R}_{\text {flat (on) }}$
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

## Is (OFF)

Source leakage current with the switch off.

## ID (OFF)

Drain leakage current with the switch off.

## $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{ON})$

Channel leakage current with the switch on.
$\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{s}}\right)$
Analog voltage on Terminal D and Terminal S.
Cs (OFF)
Off switch source capacitance.
$\mathrm{C}_{\mathrm{D}}$ (OFF)
Off switch drain capacitance.

## $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$

On switch capacitance.

## ton

Delay between applying the digital control input and the output switching on. See Figure 15.
toff
Delay between applying the digital control input and the output switching off.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Bandwidth

The frequency at which the output is attenuated by -3 dB .

## On Response

The frequency response of the on switch.

## On Loss

The voltage drop across the on switch, seen in Figure 11 as the number of decibels the signal is away from 0 dB at very low frequencies.

## ADG701L/ADG702L

## APPLICATIONS INFORMATION

The ADG701L/ADG702L belong to the Analog Devices new family of CMOS switches. This series of general-purpose switches have improved switching times, lower on resistance, higher bandwidth, low power consumption, and low leakage currents.

## SUPPLY VOLTAGES

Functionality of the ADG701L/ADG702L extends from 1.8 V to 5.5 V single supply, making the parts ideal for battery-powered instruments where power, efficiency, and performance are important design parameters.

It is important to note that the supply voltage affects the input signal range, the on resistance, and the switching times of the part. The effects of the power supplies can be clearly seen in the Typical Performance Characteristics and the Specifications sections.

For $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ operation, RoN is typically $40 \Omega$ over the temperature range.

## BANDWIDTH

Figure 19 illustrates the parasitic components that affect the ac performance of CMOS switches (a box surrounds the switch). Additional external capacitances further degrade some performance. These capacitances affect feedthrough, crosstalk, and system bandwidth.


Figure 19. Switch Represented by Equivalent Parasitic Components
The transfer function that describes the equivalent diagram of the switch (see Figure 19) is of the form $\mathrm{A}(\mathrm{s})$, as shown in the following equation:

$$
A(s)=R_{T}\left[\frac{s\left(R_{O N} C_{D S}\right)+1}{s\left(R_{O N} C_{T} R_{T}\right)+1}\right]
$$

where $C_{T}=C_{L O A D}+C_{D}+C_{D S}$.

The signal transfer characteristic is dependent on the switch channel capacitance, $\mathrm{C}_{\mathrm{DS}}$. This capacitance creates a frequency zero in the numerator of the transfer function, $\mathrm{A}(\mathrm{s})$. Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with $\mathrm{C}_{\mathrm{Ds}}$ and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of $\mathrm{A}(\mathrm{s})$.

The dominant effect of the output capacitance, $C_{D}$, causes the pole breakpoint frequency to occur first. In order to maximize bandwidth, a switch must have a low input and output capacitance and low on resistance. The on response versus frequency for the ADG701L/ADG702L is shown in Figure 11.

## OFF ISOLATION

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, $\mathrm{C}_{\mathrm{DS}}$, couples the input signal to the output load when the switch is off (see Figure 20).


Figure 20. Off Isolation Is Affected by External Load Resistance and Capacitance

The larger the value of $C_{D S}$, the larger the values of feedthrough produced. Figure 10 illustrates the drop in off isolation as a function of frequency. From dc to roughly 1 MHz , the switch shows better than -75 dB isolation. Up to frequencies of 10 MHz , the off isolation remains better than -55 dB . As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest $C_{D S}$ possible. The values of load resistance and capacitance also affect off isolation, as they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$
A(s)=R_{T}\left[\frac{s\left(R_{\text {LOAD }} C_{D S}\right)+1}{s\left(R_{\text {LOAD }}\right)\left(C_{T}\right)+1}\right]
$$

## ADG701L/ADG702L

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 21. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-178-AB
Figure 22. 6-Lead Small Outline Transistor Package [SOT-23] (RT-6)
Dimensions shown in millimeters


Figure 23. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)
Dimensions shown in millimeters

## ADG701L/ADG702L

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| ADG701LBRJ-500RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S15 |
| ADG701LBRJ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S15 |
| ADG701LBRJ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S15 |
| ADG701LBRJZ-500RL7² | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S10 |
| ADG701LBRJZ-REEL² | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S10 |
| ADG701LBRJZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S10 |
| ADG701LBRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S15 |
| ADG701LBRM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S15 |
| ADG701LBRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S15 |
| ADG701LBRMZ ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S10 |
| ADG701LBRMZ-REEL ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S10 |
| ADG701LBRMZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S10 |
| ADG701LBRT-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S15 |
| ADG701LBRT-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S15 |
| ADG701LBRTZ-REEL² | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S10 |
| ADG701LBRTZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S10 |
| ADG702LBRJ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S16 |
| ADG702LBRJ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S16 |
| ADG702LBRJZ-500RL7² | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S11 |
| ADG702LBRJZ-REEL ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S11 |
| ADG702LBRJZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead Small Outline Transistor Package [SOT-23] | RJ-5 | S11 |
| ADG702LBRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S16 |
| ADG702LBRM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S16 |
| ADG702LBRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S16 |
| ADG702LBRMZ ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S11 |
| ADG702LBRMZ-REEL ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S11 |
| ADG702LBRMZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S11 |
| ADG702LBRT-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S16 |
| ADG702LBRT-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S16 |
| ADG702LBRTZ-REEL² | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S11 |
| ADG702LBRTZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RT-6 | S11 |

[^2]${ }^{2} Z=P b$-free part.


[^0]:    ${ }^{1}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1}$ Guaranteed by design, not subject to production test.

[^2]:    ${ }^{1}$ Due to package size limitations, these three characters represent the part number.

