
								F	REVISI	ONS										
LTR						DESCR	RIPTIO	N					DA	ATE (Y	R-MO-I	DA)		APPR	OVED	
А	Mak spec	e corre ified u	ection to nder Ta	the Out ble I	tput vo ro	oltage d	ifferent	ial test	unit fro	om "V"	to "mV'	' as		14-1	2-02			C. SA	FFLE	
				<u>Mie I.</u> -																
REV																				
SHEET																				
REV	А	Α																		
SHEET	15	16																		
REV STATUS			REV			Α	Α	А	А	А	А	А	А	А	Α	А	А	Α	Α	
OF SHEETS			SHEET     1     2     3			4	5	6	7	8	9	10	11	12	13	14				
PMIC N/A STANDARD MICROCIRCUIT DRAWING			PREPARED BY RICK OFFICER				DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990													
				CHEC RAJ		BY PITHAD	AIA			COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil										
THIS DRAWIN FOR U DEPA		ALL	BLE		RLES	S F. SAI										HIGH ER. M		ED LITH	IC	
	VCIES	OF TH		DRAV	WING	APPRC 14-1	0VAL E 0-28	ATE					/ (							
AM	SC N/A	<b>\</b>		REVI	SION	LEVEL					ZE		GE CC				5962-	·1320	5	
						1	4			, ,	Ą		67268					1020	•	
											SHEET		1	OF	16					

DSCC FORM 2233 APR 97

# 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 2
DSCC FORM 2234			

	Positive supply voltage (V <sub>CC</sub> ) – negative supply voltage (V	'EE)		. 6.0 V	
	Input voltage and input current:	·			
	Inputs D1, D1			V <sub>EE</sub> – 0.	5 V to V <sub>CC</sub> + 0.5 '
	Inputs D1, D1 to center tap (V <sub>T</sub> ) pin : (Current mode logic (CML) or positive emitter coupled	logic (PECL)	termination):	±40 mA	
	Inputs D1 to $\overline{D1}$	• • •	,		
	Maximum voltage on output pins				5 V
	Maximum output current			35 mA	
	Input termination, V <sub>T</sub> to D1, $\overline{D1}$			±2 V	
	Voltage reference (V <sub>REF</sub> )			V <sub>CC</sub> – V <sub>E</sub>	ΞE
	Power dissipation (P <sub>D</sub> )			380 mW	
	Operating junction temperature (T <sub>J</sub> )			. 150°C	
	Storage temperature range (T <sub>STG</sub> )			65°C to	+150°C
	Thermal resistance, junction to case $(\theta_{JC})$			125°C/W	<u>2</u> /
	Thermal resistance, junction to ambient ( $\theta_{JA}$ )				—
1.4	Recommended operating conditions.				
		/)		221/	
	Positive supply voltage ( $V_{CC}$ ) – negative supply voltage (V	-			12500
	Ambient operating temperature range (T <sub>A</sub> )			ວວ°U 10	+125°C
1.0	Operating performance characteristics. Unless otherwise specified, $T_A = +25^{\circ}C$ , $V_{CC} = V_{EE} = 3.3^{\circ}C$	V, output term	inated to 50 $\Omega$ to (V	/ <sub>CC</sub> – 2.0 \	/).
	Input capacitance ( $C_{IN}$ ) – pins D1, $\overline{D1}$			10	
	Propagation delay temperature coefficient				
	Propagation delay skew (output to output)				iximum
	Random jitter				_
	Power supply rejection				
	Output Swing supply rejection Toggle rate V <sub>OD</sub> differential at 7.5 GHz				
<u>2</u> /	Stresses above the absolute maximum rating may cause per maximum levels may degrade performance and affect reliab Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there	oility. Data taken wi	-		-
<u>2</u> / <u>3</u> /	maximum levels may degrade performance and affect reliab Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there $V_{ID}$ = 1600 mV, 8 V/ns, $V_{ICM}$ = 1.85 V.	bility. Data taken wi mal numbers.	-		-
<u>2</u> / <u>3</u> /	maximum levels may degrade performance and affect reliable Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there	bility. Data taken wi mal numbers.	-		-
<u>2</u> / <u>3</u> /	maximum levels may degrade performance and affect reliab Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there $V_{ID}$ = 1600 mV, 8 V/ns, $V_{ICM}$ = 1.85 V.	bility. Data taken wi mal numbers. %.	-		-
<u>2/</u> <u>3</u> / <u>4</u> / <u>5</u> /	maximum levels may degrade performance and affect reliab Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there $V_{ID}$ = 1600 mV, 8 V/ns, $V_{ICM}$ = 1.85 V. Change in t <sub>PD</sub> per change in V <sub>CC</sub> , V <sub>CC</sub> - V <sub>EE</sub> = 3.0V = ± 20	bility. Data taken wi mal numbers. %. 0V = ± 20%.	th a thermal camera	a for highes	-
<u>2</u> / <u>3</u> / <u>4</u> / <u>5</u> /	maximum levels may degrade performance and affect reliab Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there $V_{ID}$ = 1600 mV, 8 V/ns, $V_{ICM}$ = 1.85 V. Change in tPD per change in $V_{CC}$ , $V_{CC} - V_{EE}$ = 3.0V = ± 20 Change in output swing per change in $V_{CC}$ , $V_{CC} - V_{EE}$ = 3.0V VPP differential is $V_{OD}$ maximum – $V_{OD}$ minimum, which is STANDARD	bility. Data taken wi mal numbers. %. 0V = ± 20%.	th a thermal camera	a for highes	st power density
<u>2</u> / <u>3</u> / <u>4</u> / <u>5</u> /	maximum levels may degrade performance and affect reliab Measurement taken under absolute worst case conditions. location. See MIL-STD-1835 for average package $\theta_{JC}$ there $V_{ID}$ = 1600 mV, 8 V/ns, $V_{ICM}$ = 1.85 V. Change in tPD per change in $V_{CC}$ , $V_{CC}$ - $V_{EE}$ = 3.0V = ± 20 Change in output swing per change in $V_{CC}$ , $V_{CC}$ - $V_{EE}$ = 3.0V VPP differential is $V_{OD}$ maximum – $V_{OD}$ minimum, which is	bility. Data taken wi mal numbers. %. 0V = ± 20%. V <sub>PP</sub> as meas SIZE	th a thermal camera	a for highes Il probe.	-

#### 1.5 Operating performance characteristics - continued.

Unless otherwise specified, T<sub>A</sub> = +25°C, V<sub>CC</sub> = V<sub>EE</sub> = 3.3 V, output terminated to 50  $\Omega$  to (V<sub>CC</sub> – 2.0 V).

Additive phase noise:	
at 622.08 MHz, 10 Hz offset	
at 622.08 MHz, 100 Hz offset	144 dBc/Hz
at 622.08 MHz, 1 kHz offset	152 dBc/Hz
at 622.08 MHz, 10 kHz offset	159 dBc/Hz
at 622.08 MHz, 100 kHz offset	
at 622.08 MHz, >1 MHz offset	
at 122.88 MHz, 10 Hz offset	135 dBc/Hz
at 122.88 MHz, 100 Hz offset	145 dBc/Hz
at 122.88 MHz, 1 kHz offset	153 dBc/Hz
at 122.88 MHz, 10 kHz offset	
at 122.88 MHz, 100 kHz offset	
at 122.88 MHz, >1 MHz offset	

## 1.6 Radiation features.

Maximum total dose available (dose rate = 50 - 300 rads(Si)/s) ..... 100 krads(Si) 7/

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

<u>7</u>/ These parts may be dose rate sensitive in a space environment and may demonstrate enhanced low dose rate effects. Radiation end point limits for the noted parameters are guaranteed only for the conditions specified in MIL-STD-883, method 1019, condition A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 4
DSCC FORM 2234			

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Block diagram</u>. The block diagram shall be as specified on figure 2.

3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 5
DSCC FORM 2234			

APR 97

Test	Symbol		ns <u>1/ 2/ 3</u> / ₄ ≤ +125°C	Group A subgroups	Device type			Unit
		V <sub>CC</sub> – V <sub>E</sub>	E = 3.3 V, wise specified			Min	Max	
DC input characteristics sectio	n.							
Input voltage high level	VIH	V <sub>ID</sub> = V <sub>IH</sub> – V <sub>IL</sub> V <sub>IH</sub> , V <sub>IL</sub> appliec V <sub>OL</sub> , V <sub>OD</sub> testir	d during V <sub>OH</sub> ,	1,2,3	01	V <sub>EE</sub> + 1.6	V <sub>CC</sub>	V
			D,P,L,R	1		V <sub>EE</sub> + 1.6	Vcc	
Input voltage low level	VIL	V <sub>ID</sub> = V <sub>IH</sub> – V <sub>IL</sub> V <sub>IH</sub> , V <sub>IL</sub> appliec V <sub>OL</sub> , V <sub>OD</sub> testir	d during V <sub>OH</sub> ,	1,2,3	01	VEE	V <sub>CC</sub> – 0.7	V
			D,P,L,R	1		$V_{EE}$	V <sub>CC</sub> – 0.7	
Input differential range	VID	V <sub>ID</sub> = V <sub>IH</sub> – V <sub>IL</sub> V <sub>IH</sub> , V <sub>IL</sub> appliec V <sub>OL</sub> , V <sub>OD</sub> testir	d during V <sub>OH</sub> ,	1,2,3	01	0.2	2.8	V <sub>P-P</sub>
			D,P,L,R	1		0.2	2.8	
Input current, D, $\overline{D1}$	I <sub>IH</sub> , I <sub>IL</sub>	Open VT		1,2,3	01		100	μA
			D,P,L,R	1			100	
Input resistance, single ended mode	R <sub>IN</sub>			1,2,3	01	45	58	Ω
			D,P,L,R	1		45	58	
Input resistance, differential mode	R <sub>IND</sub>			1,2,3	01	100	110	Ω
			D,P,L,R	1		100	110	
DC output characteristics.					<u> </u>			1
Output voltage high level	V <sub>OH</sub>	<u>4</u> /		1,2	01	V <sub>CC</sub> – 1.26	V <sub>CC</sub> – 0.76	V
				3		V <sub>CC</sub> – 1.29	V <sub>CC</sub> – 0.76	4
			D,P,L,R	1		V <sub>CC</sub> – 1.26	V <sub>CC</sub> – 0.76	
See footnotes at end of table	9.							
STAI MICROCIRC		ING	SIZE A				5962	-13205
	AND MARITIM	E		REVIS	ION LEVE A	L	SHEET	6

Min     Max       1,2,3     01 $V_{CC}  V_{CC}  V$ 1 $V_{CC}  V_{CC}  V_{CC}  V_{CC} -$ 1,2,3     01     610     1040     mV       1,2,3     01     610     1040     mV       1,2,3     01     610     1040     mV       1     01     2.14     2.29     V       2     2     2.10     2.40     2.40       1     1.90     2.05     2.35     2.10     2.40       1     1.90     2.05     1.80     2.10     1.85     2.15       1     1.90     2.05     1.85     2.15     1.99     1.99     2.05     1.85     2.15     1.99     1.90     2.05     1.99     1.90     2.05     1.99     1.90     2.90     1.90     1.90     2.90     1.90     1.90     2.90     1.90     1.90     1.90     2.90     1.90     1.90     1.90     1.90     2.90
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
1 1.90 2.05   1,2,3 01 170 280 Ω   1 170 280 Ω   9,10,11 01 190 290 ps   4,5,6 01 5 GHz
1,2,3 01 170 280 Ω   1 170 280 Ω   9,10,11 01 190 290 ps   4,5,6 01 5 GHz
1     170     280       9,10,11     01     190     290     ps       4,5,6     01     5     GHz
9,10,11 01 190 290 ps 4,5,6 01 5 GHz
9,10,11 01 190 290 ps 4,5,6 01 5 GHz
4,5,6 01 5 GHz
4,5,6 01 5 GHz
5
7
9,10,11 01 30 85 ps

TABLE I.   Electrical performance characteristics   - continued.										
Test	Symbol		ls <u>1/ 2/ 3</u> / ∖ ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit		
			E = 3.3 V, vise specified			Min	Max			
Power supply section.										
Negative supply current	IVEE	$V_{CC} - V_{EE} = 3.$	3 V ±10%	1,2,3	01	-51		mA		
			D,P,L,R	1		-51				
Positive supply current	IV <sub>CC</sub>	V <sub>CC</sub> – V <sub>EE</sub> = 3.3 V ±10%		1,2,3	01		97	mA		
			D,P,L,R	1			97			

- <u>1</u>/ Devices supplied to this drawing have been characterized through all levels P, L, R of irradiation and tested at the "P, L and R" levels. Pre and Post irradiation values are identical unless otherwise specified in Table I. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.
- 2/ These parts may be dose rate sensitive in a space environment and may demonstrate enhanced low dose rate effects. Radiation end point limits for the noted parameters are guaranteed only for the conditions specified in MIL-STD-883, method 1019, condition A.
- <u>3</u>/ Unless otherwise specified,  $V_{CC} V_{EE} = 3.3 \text{ V}$ . Outputs terminated to 50  $\Omega$  to ( $V_{CC} 2.0 \text{ V}$ ).
- <u>4</u>/ This test is terminated to 50 Ω to (V<sub>CC</sub> 2.0 V). Tested at (V<sub>CC</sub>, V<sub>IH</sub>,V<sub>IL</sub>): (3.3, 3.3, 0.0); (3.3, 1.75, 1.55); (2.5, 2.5, 0.0); (2.5, 1.35, 1.15); (2.375, 2.375, 0.0), (2.375, 1.73, 1.53), (3.63, 1.9, 1.7).
- 5/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots. Parameter not tested post radiation.
- $\underline{6}$ / Functional automatic test equipment (ATE) production using nominal: V<sub>CC</sub> / V<sub>EE</sub> = 3.3 / 0.0 V, 50  $\Omega$  to 1.3 V termination, V<sub>ID</sub> = 800 mV differential input swing. Detection level for V<sub>OD</sub> > 712 mV differential output swing (-5.0 dBm).

DLA LAND AND MARITIME REVISION LEVEL SHEET	STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 DSCC FORM 2234		REVISION LEVEL A	SHEET 8

Device type	01
Case outline	Х
Terminal number	Terminal symbol
1	VREF
2	VT
3	D
4	D
5	NC/GND
6	NC/GND
7	NC/GND
8	NC/GND
9	VEE
10	V <sub>CC</sub>
11	$\overline{Q2}$
12	Q2
13	Q1
14	Q1
15	V <sub>CC</sub>
16	V <sub>EE</sub>

FIGURE 1. Terminal connections.


DLA LAND AND MARITIME REVISION LEVEL SHEET	STANDARD MICROCIRCUIT DRAWING	SIZE A	5962-13205	
COLUMBUS, OHIO 43218-3990 A 9			 SHEET 9	

DSCC FORM 2234 APR 97

Terminal symbol	Description
D	Noninverting input.
D	Inverting input.
NC/GND	No internal circuitry connected to NC/GND pins so user may ground pin if desired.
VEE	Negative supply voltage.
V <sub>CC</sub>	Positive supply voltage.
Q2	Inverting output 2.
Q2	Noninverting output 2.
Q1	Inverting output 1.
Q1	Noninverting output 1.
V <sub>REF</sub>	Reference voltage. Reference voltage for biasing ac-coupled inputs.
VT	Center tap. Venter tap of 100 $\Omega$ input resistor.

FIGURE 1. <u>Terminal connections</u> - continued.

STANDARD MICROCIRCUIT DRAWING	Α		5962-13205
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	10



Downloaded from Arrow.com.

## 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 4, 5, 6, 9, 10, and 11 are tested as part of device initial characterization and after design and process changes or with subsequent wafer lots as indicated in Table I.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 12
DSCC FORM 2234			

Subgroups		
(in accordance with		
MIL-PRF-38535, table III)		
	Device	
class Q	class V	
1	1	
1,2,3, <u>1</u> /	1,2,3, <u>1/ 2</u> / <u>3</u> /	
4,5,6,9,10,11	4,5,6,9,10,11	
1,2,3,4,5,6,	1,2,3, <u>2</u> /	
9,10,11	4,5,6,9,10,11	
1,2,3,4,5,6,	1,2,3, <u>2</u> / <u>3</u> /	
9,10,11	4,5,6,9,10,11	
1,2,3,4,5,6,	1,2,3, <u>2</u> /	
9,10,11	4,5,6,9,10,11	
1,9	1,9 <u>2</u> /	
	(in accord <u>MIL-PRF-385</u> Device class Q 1 1,2,3, <u>1</u> / 4,5,6,9,10,11 1,2,3,4,5,6, 9,10,11 1,2,3,4,5,6, 9,10,11 1,2,3,4,5,6, 9,10,11	

TABLE IIA. Electrical test requirements.

1/ PDA applies to subgroup 1.

 $\underline{2}$ / See table I for parameters tested or characterized for subgroups 4, 5, 6, 9, 10, and 11.

3/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be computed with reference to the zero hour electrical parameters (see table I).

Parameters	Symbol	Delta limits	Units
Negative supply current	IVEE	±1	mA
Positive supply current	IV <sub>CC</sub>	±1	mA
Output voltage high level	V <sub>OH</sub>	±0.05	V
Output voltage low level	V <sub>OL</sub>	±0.05	V
Output voltage differential	V <sub>OD</sub>	±0.05	V
Input resistance, single ended mode	R <sub>IN</sub>	±2	Ω
Input resistance, differential mode	R <sub>IND</sub>	±2	Ω

TABLE IIB. Burn-in and operating life test delta parameters.  $T_A = +25^{\circ}C. \frac{1}{2}/2$ 

 If device is tested at or below delta limit in table, no deltas are required. Deltas are performed at room temperature.

 $\underline{2}$ / Delta parameters are performed at V<sub>CC</sub> – V<sub>EE</sub> = 3.3 V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	13

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein.

## 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

## 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	Α		5962-13205
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	14

# 6.7 Application notes.

6.7.1 <u>Power / ground layout and bypassing</u>. The subject device buffers are designed for very high speed applications. Consequently, high speed design techniques must be used to achieve the specified performance. It is critically important to use low impedance supply planes for both the negative supply ( $V_{EE}$ ) and the positive supply ( $V_{CC}$ ) planes as part of a multilayer board. Providing the lowest inductance return path for switching currents ensures the best possible performance in the target application.

It is also important to adequately bypass the input and output supplies. A 1  $\mu$ F electrolytic bypass capacitor should be placed within several inches of each power supply pin to ground. In addition, multiple high quality 0.001  $\mu$ F bypass capacitors should be placed as close as possible to each of the V<sub>EE</sub> and V<sub>CC</sub> supply pins and should be connected to the GND plane with redundant vias. High frequency bypass capacitors should be carefully selected for minimum inductance and equivalent series resistance (ESR). Parasitic layout inductance should be strictly avoided to maximize the effectiveness of the bypass at high frequencies.

6.7.2 <u>Output stages</u>. The specified performance can be achieved only by using proper transmission line terminations. The outputs of the buffers are designed to directly drive 800 mV into 50  $\Omega$  cable or microstrip / stripline transmission lines terminated with 50  $\Omega$  referenced to V<sub>CC</sub> – 2 V. The output stage is shown in figure 3. The outputs are designed for best transmission line matching. If high speed signals must be routed more than a centimeter, either the microstrip or the stripline technique is required to ensure proper transition times and to prevent excessive output ringing and pulse width-dependent propagation delay dispersion.




FIGURE 3. Simplified schematic diagram of the output stage.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-13205
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	15

APR 97

6.7.3 <u>Optimizing high speed performance</u>. As with any high speed circuit, proper design and layout techniques are essential to obtaining the specified performance. Stray capacitance, inductance, inductive power and ground impedances, or other layout issues can severely limit performance and cause oscillation. Discontinuities along input and output transmission lines can also severely limit the specified jitter performance by reducing the effective input slew rate.

In a 50  $\Omega$  environment, input and output matching have a significant impact on performance. The buffer provides internal 50  $\Omega$ 

termination resistors for both D and  $\overline{D}$  inputs. The return side should normally be connected to the reference pin provided. The termination potential should be carefully bypassed, using ceramic capacitors to prevent undesired aberrations on the input signal due to parasitic inductance in the termination return path. If the inputs are directly coupled to a source, care must be taken to ensure the pins are within the rated input differential and common-mode ranges. If the return is floated, the device exhibits 100  $\Omega$  cross termination, but the source must then control the common-mode voltage and supply the input bias currents. There are electrostatic discharge (ESD)/clamp diodes between the input pins to prevent the application of excessive offsets to the input transistors. ESD diodes are not optimized for best ac performance. When a clamp is desired, it is recommended that appropriate external diodes be used.

6.7.4 <u>Buffer random jitter</u>. The device is specifically designed to minimize added random jitter over a wide input slew rate range. Provided sufficient voltage swing is present, random jitter is affected most by the slew rate of the input signal. Whenever possible, excessively large input signals should be clamped with fast Schottky diodes because attenuators reduce the slew rate. Input signal runs of more than a few centimeters should be over low loss dielectrics or cables with good high frequency characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13205
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 16
DSCC FORM 2234			

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

## DATE: 14-12-02

Approved sources of supply for SMD 5962-13205 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962R1320501VXA	24355	ADCLK925AF/QMLR

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

<u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

Vendor name and address

24355

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 7910 Triad Center Greensboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.