### 1.8 GHz to 2.7 GHz Receiver Front End

## feATURES

- 1.8 V to 5.25 V Supply
- Dual LNA Gain Setting: $+13.5 \mathrm{~dB} /-14 \mathrm{~dB}$ at 2.5 GHz
- Double-Balanced Mixer
- Internal LO Buffer
- LNA Input Internally Matched
- Low Supply Current: 23mA
- Low Shutdown Current: $2 \mu \mathrm{~A}$
- 24-Lead Narrow SSOP Package


## APPLICATIONS

- IEEE 802.11 and 802.11b DSSS and FHSS
- High Speed Wireless LAN
- Wireless Local Loop


## DESCRIPTION

The $\mathrm{LT}^{\circledR} 5500$ is a receiver front end IC designed for low voltage operation. The chip contains a low noise amplifier (LNA), a Mixer and an LO buffer. The IC is designed to operate over a power supply voltage range from 1.8 V to 5.25 V .

The LNA can be set to either high gain or low gain mode. At 2.5 GHz , the high gain mode provides 13.5 dB gain and a noise figure (NF) of 4 dB . The LNA in low gain mode provides -14 dB gain and an IIP3 of +8 dBm at 2.5 GHz .
The mixer has 5 dB of conversion gain and an IIP3 of -2.5 dBm at 2.5 GHz , with -10 dBm L0 input power.

[^0]
## TYPICAL APPLICATION



Figure 1. 2.5GHz Receiver. Interstage Filter is Optional

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Power Supply Voltage .......................................... 5.5V
LNA RF Input Power ........................................... 5dBm
Mixer RF Input Power ........................................ 10dBm
LO Input Power (Note 2) .................................. 10dBm
All Other Pins ........................................................ 5.5V
Operating Ambient
Temperature Range ............................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT5500EGN |
| GND 4 21 $\mathrm{V}_{\mathrm{cc}}$ |  |
| LnA_GND 5 - 20 GND |  |
| LNA_GND 6 19 Lo- |  |
| LNA_GND 7 18 LO+ |  |
| LNA_GND 8 - $17 \mathrm{~V}_{\text {cc }}$ |  |
| $\mathrm{v}_{\mathrm{Cc}} 9 \quad 16 \mathrm{GND}$ |  |
| MIX_GND 10 10 MIX_IN |  |
| GND 11.14 GND |  |
| $1 \mathrm{IF}^{+12}$ |  |
| GN PACKAGE <br> 24-LEAD PLASTIC SSOP |  |
| $\mathrm{T}_{\text {Jmax }}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=85^{\circ} \mathrm{C} \mathrm{W}$ |  |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS

(Test circuit shown in Figure 3 for 1.8GHz application) $V_{\text {CC }}=3 \mathrm{~V}$ DC,
LNA: $f_{L N A \_I N}=1.8 \mathrm{GHz}$, Mixer: $\mathrm{f}_{\mathrm{MIX} \_I N}=1.8 \mathrm{GHz}, \mathrm{f}_{\mathrm{LO}}=1.52 \mathrm{GHz}, \mathrm{P}_{\mathrm{LO}}=-10 \mathrm{dBm}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. (Notes 3, 4)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LNA High Gain: EN = 1.35V, GS = 1.35V |  |  |  |  |  |  |
|  | Frequency Range (Note 3) |  |  | 1.8 to 2.7 |  | GHz |
|  | Forward Gain |  | 15.5 | 18.5 |  | dB |
|  | Reverse Gain (Isolation) |  |  | -39 |  | dB |
|  | Noise Figure | Terminated $50 \Omega$ Source |  | 2.5 |  | dB |
|  | Input Return Loss | No External Matching |  | 10.5 |  | dB |
|  | Output Return Loss | With External Matching |  | 15 |  | dB |
|  | Input 1dB Compression |  |  | -24 |  | dBm |
|  | Input 3rd Order Intercept | Two Tone Test, $\Delta \mathrm{f}=2 \mathrm{MHz}$ | -18 | -12 |  | dBm |

LNA Low Gain: EN =1.35V, GS = 0.3V

|  | Frequency Range (Note 4) |  | 1.8 to 2.7 | GHz |
| :--- | :--- | :--- | :---: | :---: |
|  | Forward Gain |  | -13 | -10 |
|  | Reverse Gain (Isolation) |  | -34 | dB |
|  | Noise Figure |  | 16.5 | dB |
|  | Input 1dB Compression |  | 0 | dB |
|  | Input 3rd Order Intercept | Two Tone Test, $\Delta \mathrm{f}=2 \mathrm{MHz}$ | 4.5 | 9 |

Mixer: EN = 1.35V, GS = 1.35V

|  | RF Frequency Range (Note 4) |  | 1.8 to 2.7 | GHz |
| :--- | :--- | :--- | :---: | :---: |
|  | Conversion Gain |  | 5.5 | 8.5 |
|  | SSB Noise Figure | Terminated $50 \Omega$ Source | 7.5 | dB |
|  | Input P1dB |  | -13 | dB |
|  | Input 3rd Order Intercept | Two Tone Test, $\Delta \mathrm{f}=2 \mathrm{MHz}$ | -6 | -2.5 |

## ELECTRICAL CHARACTERISTICS

(Test circuit shown in Figure 3 for 1.8 GHz application) $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} D \mathrm{DC}$,
LNA: $f_{L N A \_I N}=1.8 \mathrm{GHz}$, Mixer: $\mathrm{f}_{\mathrm{mIX} \_I N}=1.8 \mathrm{GHz}, \mathrm{f}_{\mathrm{LO}}=1.52 \mathrm{GHz}, \mathrm{P}_{\mathrm{LO}}=-10 \mathrm{dBm}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. (Notes 3, 4)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP |
| :--- | :--- | :--- | :---: | ---: |
|  | LO Frequency Range (Note 4) | Matching Required | 0.01 to 3.15 | UNITS |
|  | IF Frequency Range (Note 3) | Matching Required | 10 to 450 | GHz |
|  | LO-IF Isolation |  | 36 | MHz |
|  | LO-RF Isolation |  | 36 | dB |
|  | RF-LO Isolation |  | 40 | dB |

(Test circuit shown in Figure 3 for 2.5 GHz application) $V_{C C}=3 \mathrm{~V} D C$, LNA: $f_{\text {LNA_IN }}=2.5 \mathrm{GHz}$, Mixer: $f_{\text {MIX_IN }}=2.5 \mathrm{GHz}, \mathrm{f}_{\text {LO }}=2.22 \mathrm{GHz}$, $P_{L 0}=-10 \mathrm{dBm}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LNA High Gain: EN = 1.35V, GS $=1.35 \mathrm{~V}$ |  |  |  |  |  |
|  | Forward Gain |  | 13.5 |  | dB |
|  | Reverse Gain (Isolation) |  | -35 |  | dB |
|  | Noise Figure | Terminated $50 \Omega$ Source | 4 |  | dB |
|  | Input Return Loss | No External Matching | 12 |  | dB |
|  | Output Return Loss | With External Matching | 15 |  | dB |
|  | Input 1dB Compression |  | -15 |  | dBm |
|  | Input 3rd Order Intercept | Two Tone Test, $\Delta \mathrm{f}=2 \mathrm{MHz}$ | -3.5 |  | dBm |
| LNA Low Gain: EN=1.35V, GS = 0.3V |  |  |  |  |  |
|  | Forward Gain |  | -14 |  | dB |
|  | Reverse Gain (Isolation) |  | -39 |  | dB |
|  | Noise Figure |  | 19 |  | dB |
|  | Input 1dB Compression |  | -1 |  | dBm |
|  | Input 3rd Order Intercept | Two Tone Test, $\Delta \mathrm{f}=2 \mathrm{MHz}$ | 8 |  | dBm |

Mixer: EN = 1.35V, GS = 1.35V

|  | Conversion Gain |  | 5 | dB |
| :---: | :--- | :--- | :---: | :---: |
|  | SSB Noise Figure | Terminated $50 \Omega$ Source | 9.5 | dB |
|  | Input P1dB |  | -11 | dBm |
|  | Input 3rd Order Intercept | Two Tone Test, $\Delta \mathrm{f}=2 \mathrm{MHz}$ | -2.5 | dBm |
|  | LO-IF Isolation |  | 33 | dB |
|  | LO-RF Isolation |  | 37 | dB |
|  | RF-LO Isolation |  | 32 | dB |

$V_{C C}=3 V D C, T_{A}=25^{\circ} \mathrm{C}$ (Note 4)


Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
Note 2: LO Absolute Maximum Ratings apply for each LO pin separately.
Note 3: Component values listed in Figure 3 for 1.8 GHz evaluation board were used to guarantee 1.8 GHz performance.

Note 4: Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 5: When $\mathrm{EN} \leq 0.3 \mathrm{~V}$, enable current is $<10 \mu \mathrm{~A}$.
Note 6: When GS $\leq 0.3 \mathrm{~V}$, gain select current is $<10 \mu \mathrm{~A}$.

## TYPICAL PGRFORMANCE CHARACTERISTICS



5500 G01
LNA Gain vs Supply Voltage and Temperature (Low Gain Mode)


5500 G04
Mixer Conversion Gain vs Supply Voltage and Temperature


LNA IIP3 vs Supply Voltage and Temperature (High Gain Mode)


5500 G02
LNA IIP3 vs Supply Voltage and Temperature (Low Gain Mode)


5500 G05
Mixer IIP3 vs Supply Voltage and Temperature


LNA Noise Figure vs Supply Voltage (High Gain Mode)


5500 G03
LNA Noise Figure vs Supply Voltage (Low Gain Mode)


5500 G06
Mixer SSB Noise Figure vs Supply Voltage


## TYPICAL PGRFORmANCE CHARACTERISTICS



## LNA Input Return Loss

 vs Supply Voltage

5500 G13

## LNA Output Return Loss <br> vs Temperature



Mixer IIP3 vs LO Power


LNA Input Return Loss vs Temperature


Icc vs Supply Voltage (High Gain Mode)


Mixer SSB Noise Figure vs LO Power


LNA Output Return Loss
vs Supply Voltage


Icc vs Supply Voltage (Low Gain Mode)


## PIn fUnCTIOnS

EN (Pin1): Enable Pin. Avoltage less than 0.3V (Logic Low) disables the part. An input greater than 1.35V (Logic High) enables the part. This pin should be bypassed to ground with a 100pF capacitor. To shut down the part, this pin and GS (Pin 24) must be logic low. Voltage on this pin should not exceed $V_{\text {CC }}$ nor fall below ground.
VCC (Pins 2, 9, 17, 21): Power Supply Pins. See Figure 6 for recommended power supply bypassing.
LNA_IN (Pin 3): LNA Input Pin. The LT5500 has better than 10 dB input return loss from 1.8 GHz to 2.7 GHz . This pin is internally biased to 0.8 V and must be AC coupled.

GND (Pin 4, 11, 14, 16, 20, 23): Ground Pins. These pins should be connected directly to ground.

LNA_GND (Pins 5, 6, 7, 8): LNA Ground Pins. These pins control the gain of the LNA. At higher frequencies, these pins must be connected directly to ground to maximize the gain.
MIX_GND (Pin 10): Mixer Ground Pin. To optimize the performance of the mixer, a 4.7 nH inductor to ground is required for this pin.

IF ${ }^{+}$, IF ${ }^{-}$(Pins 12, 13): Intermediate Frequency (IF) Mixer Output Pins. These pins must be inductively tied to $\mathrm{V}_{\mathrm{CC}}$.

The output can be taken differentially or transformed into a single ended output, depending on user preference and performance requirements.

MIX_IN (Pin 15): Mixer RF Input. This pin is internally biased to 0.83 V and must be AC coupled. An external matching network is necessary to match to a $50 \Omega$ system.
$\mathrm{LO}^{+}$, $\mathrm{LO}^{-}$(Pins 18, 19): LO Input Pins. These pins are used to provide the LO drive to the mixer. The signal can be provided either single ended or differentially. These pins are internally biased to $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ and must be AC coupled.
LNA_OUT (Pin 22): The Output Pin for the LNA. An external matching network is necessary to match to a $50 \Omega$ system. This pin must be DC coupled to the power supply.
GS (Pin 24): Gain Select Pin. This pin is used to select between high gain and low gain modes. High gain mode is selected when an input voltage greater than 1.35 V (Logic High) is applied to this pin. Low gain mode is selected when the applied voltage is less than 0.3 V (Logic Low). This pin should be bypassed to ground with a 100pF capacitor. To shut down the part, this pin must be logic low. Voltage on this pin should not exceed $V_{C C}$ nor fall below ground.

## BLOCK DIAGRAM



Figure 2. LT5500 Block Diagram

## APPLICATIONS INFORMATION

The LT5500 consists of an LNA, a Mixer, an LO buffer and the associated bias circuitry. The chip is designed to be compatible with IEEE802.11b wireless local area network (WLAN), MMDS and other wireless applications. The LNA and Mixer are designed to operate over an input frequency range of 1.8 GHz to 2.7 GHz with a supply voltage of 1.8 V to 5.25 V . The Mixer IF output frequency range is typically 10 MHz to 450 MHz with proper matching. The typical LO drive is -10 dBm . The LO buffer operation is broadband.

## LNA

The LNA has two modes of operation: high gain and low gain. In the high gain mode, the LNA is a cascode amplifier. Package inductance is used to achieve better than 10 dB input return loss over the entire frequency range. The input of the LNA must be AC coupled. The linearity of the high gain mode of the LNA can be increased by adding inductance to LNA_GND. This will reduce the gain and improve input return loss while having little impact on the low gain mode. In low gain mode, the LNA uses a capacitively coupled diode and a resistively degenerated cascode to attenuate the incoming signal and maintain a moderate VSWR. The LNA output is an open collector, and the matching circuit
requires a shunt inductor connected to the power supply to provide the bias current. The component configuration for matching and example component values are listed in Figure 3. If it is desirable to reduce the gain further and simultaneously broaden the LNA bandwidth, an additional shunt resistor to the power supply can be added to the output to reduce the output quality factor ( $Q$ ).
The LT5500 is designed to allow an interstage bandpass filter to be introduced between the output of the LNA and the input of the Mixer. If such an interstage filter is unnecessary, the output of the LNA can be connected to the Mixer input through a blocking capacitor and small value resistor.

## Mixer

The Mixer consists of a single-ended input differential pair followed by a double-balanced mixer cell. The input matching configuration for the Mixer is shown in Figure 3. The Mixer uses a 4.7 nH external inductance to act as a high frequency current source at the MIX_GND pin. Example component values for matching the mixer input are tabulated in Figure 3.

## APPLICATIONS INFORMATION



Figure 3. Simplified Test Schematic for 1.8GHz and 2.5GHz Applications

An IF transformer can be used to create a single-ended output. The additional discrete components necessary to achieve a $50 \Omega$ match are tabulated in Figure 3. Alternatively, the discrete solution shown in Figure 4 can be used to perform differential to single-ended conversion. For best LO and RF signal suppression at the IF output, a transformer should be used. If it is desirable to reduce the gain of the mixer, a resistor between the IF outputs can be used.


Figure 4. Alternative Mixer IF Output Matching

## LO Buffer

The LO inputs can be driven either differentially or single ended. A single-ended configuration is shown along with example component values in Figure 3. Optionally, the LO can be driven differentially as shown in Figure 5.


Figure 5. Optional Transformer-Based Differential LO Drive

## APPLICATIONS InFORMATION

## Modes of Operation

The LT5500 has three operating modes:

1. Shutdown
2. LNA High Gain
3. LNA Low Gain

For shutdown, the EN pin and the GS pin must be at logic Low. Logic Low is defined as a control voltage below 0.3 V . LNA High gain mode requires that both EN and GS pins be at logic High. Logic High is defined as a control voltage above 1.35 V . LNA Low gain mode requires that the EN pin be at logic High and that the GS pin be at logic Low. Mixer operation is independent of the GS pin. The Mixer is enabled when the EN pin is at logic High.
Table 1: Mode Selection

| EN | GS | LNA | MIXER |
| :---: | :---: | :---: | :---: |
| High | High | High Gain | On |
| High | Low | Low Gain | On |
| Low | Low | Shutdown | Shutdown |

## Evaluation Board

Figure 6 shows the circuit schematic of the evaluation board. Each signal terminal of the evaluation board has provisions for three matching components in a T-formation. In practice, two or fewer components are needed to achieve the match. In the case of the LNA input, no external components are necessary if the band select filter provides the necessary AC coupling. Otherwise AC coupling must be provided. A similar consideration applies to the Mixer input pin. The LO terminal of the evaluation board was designed to permit evaluation of both single ended and differential matching configurations. The differential configuration anticipates the use of a transformer. Similarly, the IF output board layout was designed to permit
evaluation of both transformer based and discrete component based matching.
The evaluation board employs primarily 0402 surface mount components, particularly near the signal paths. All surface mount inductors must have a high self-resonance frequency. The component values necessary for 1.8 GHz and 2.5 GHz applications are tabulated in Figure 3.

## RF Layout Tips

- Use $50 \Omega$ impedance transmission lines up to the matching networks. Use of ground planes is a must, particularly beneath the IC.
- Keep the matching networks as close to the pins as possible.
- Surface mount 0402 outline (or smaller) parts are recommended to minimize parasitic capacitances and inductances.
- Improve LO isolation and maximize component density by putting the LO signal trace on the bottom of the board. This permits either the matching components or an interstage filter to be placed directly between the LNA output and the Mixer input.
- Place bypass capacitors to ground in close proximity to the pull-up inductors on the LNA and Mixer outputs to improve component behavior and assure a good smallsignal ground.
- $V_{\text {CC }}$ lines must be decoupled with low impedance, broadband capacitors to prevent instability. The capacitors should be placed as close as possible to the $\mathrm{V}_{C C}$ pins.
- Avoid use of long traces whenever possible. Long RF traces in particular lead to signal radiation, degraded isolation and higher losses.


## APPLICATIONS INFORMATION



Figure 6. 2.5GHz Evaluation Circuit Schematic

## APPLICATIONS INFORMATION



Figure 7. Component Side Silkscreen of Evaluation Board


Figure 9. RF Ground (Layer 2) Layout of Evaluation Board


Figure 11. Bottom Side Silkscreen of Evaluation Board


Figure 8. Component Side Layout of Evaluation Board


Figure 10. Routing (Layer 3) Layout of Evaluation Board


Figure 12. Bottom Side Layout of Evaluation Board

## PACKAGE DESCRIPTION

GN Package
24-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


RECOMMENDED SOLDER PAD LAYOUT


1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILIMETERS) }}$
3. DRAWING NOT TO SCALE

GN24 (SSOP) 0502
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED $0.006^{\prime \prime}(0.152 \mathrm{~mm})$ PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED $0.010^{\prime \prime}$ ( 0.254 mm ) PER SIDE

## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT5502 | 400MHz Quadrature Demodulator with RSSI | 1.8V to 5.25V Supply, 70MHz to 400MHz IF, 84dB Limiting Gain, 90dB RSSI Range |
| LT5503 | 1.2 GHz to 2.7GHz Direct IQ Modulator and Upconverting Mixer | 1.8 V to 5.25 V Supply, Four-Step RF Power Control, 120MHz Modulation Bandwidth |
| LT5504 | 800MHz to 2.7GHz RF Measuring Receiver | 80dB Dynamic Range, Temperature Compensated, 2.7V to 5.5V Supply |
| LTC5505 | 300MHz to 3.5GHz RF Power Detector | >40dB Dynamic Range, Temperature Compensated, 2.7V to 6V Supply |
| LT5506/LTC5446 | 500MHz Quadrature IF Demodulator with VGA | 1.8V to 5.25V Supply, 40MHz to 500MHz IF, Linear Power Gain |
| LTC5507 | 100kHz to 1GHz RF Power Detector | 48dB Dynamic Range, Temperature Compensated, 2.7V to 6V Supply |
| LTC5508 | 300 MHz to 7GHz RF Power Detector | SC70 Package |
| LTC5509 | 300MHz to 3GHz RF Power Detector | 36dB Dynamic Range, SC70 Package |
| LT5511 | High Signal Level Upconverting Mixer | RF Output to 3GHz, 17dBm IIP3, Integrated LO Buffer |
| LT5512 | High Signal Level Downconverting Mixer | DC-3GHz, 20dBm IIP3, Integrated LO Buffer |
| LT5515 | 1.5 GHz to 2.5 GHz Direct Conversion Quadrature Demodulator | 20dBm IIP3,Integrated LO Quadrature Generator |
| $\underline{\text { LT5516 }}$ | 0.8 GHz to 1.5 GHz Direct Conversion Quadrature Demodulator | 21.5 dBm IIP3, Integrated LO Quadrature Generator |
| LT5522 | 600MHz to 2.7GHz High Signal Level Mixer | 25 dBm IIP3 at 900 MHz , 21.5 dBm IIP3 at 1.9 GHz , Single-Ended $50 \Omega$ Matched RF and LO Ports, Integrated LO Buffer |
| LTC5532 | 300MHz to 7GHz Precision RF Power Detector | Precision Vout Offset Control, Adjustable Gain and Offset Voltage |

ThinSOT is a trademark of Linear Technology Corporation.


[^0]:    $\boldsymbol{\triangle}$, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

