

16-/32-Channel, 4 Ω $+1.8 \text{ V to } +5.5 \text{ V}, \pm 2.5 \text{ V Analog Multiplexers}$

ADG726/ADG732

FEATURES

1.8 V to 5.5 V Single Supply ±2.5 V Dual-Supply Operation 4 Ω On Resistance 0.5 Ω On Resistance Flatness 48-Lead TQFP or 48-Lead 7 mm × 7 mm CSP Packages **Rail-to-Rail Operation** 30 ns Switching Times Single 32-to-1 Channel Multiplexer **Dual/Differential 16-to-1 Channel Multiplexer TTL/CMOS Compatible Inputs** For Functionally Equivalent Devices with Serial Interface See ADG725/ADG731

APPLICATIONS Optical Applications Data Acquisition Systems

Communication Systems Relay Replacement Audio and Video Switching **Battery-Powered Systems Medical Instrumentation**

Automatic Test Equipment

GENERAL DESCRIPTION

The ADG726/ADG732 are monolithic CMOS 32-channel/dual 16-channel analog multiplexers. The ADG732 switches one of 32 inputs (S1-S32) to a common output, D, as determined by the 5-bit binary address lines A0, A1, A2, A3, and A4. The ADG726 switches one of 16 inputs as determined by the 4-bit binary address lines A0, A1, A2, and A3.

On-chip latches facilitate microprocessor interfacing. The ADG726 device may also be configured for differential operation by tying \overline{CSA} and \overline{CSB} together. An \overline{EN} input is used to enable or disable the devices. When disabled, all channels are switched OFF.


These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, and leakage currents. They operate from a single supply of $\pm 1.8 \text{ V}$ to $\pm 5.5 \text{ V}$ and a $\pm 2.5 \text{ V}$ dual supply, making them ideally suited to a variety of applications. On resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels.

They are available in either 48-lead CSP or TQFP packages.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- 1. $\pm 1.8 \text{ V}$ to $\pm 5.5 \text{ V}$ single- or $\pm 2.5 \text{ V}$ dual-supply operation. These parts are specified and guaranteed with $+5 \text{ V} \pm 10\%$, +3 V \pm 10% single-supply, and \pm 2.5 V \pm 10% dualsupply rails.
- 2. On resistance of 4 Ω
- 3. Guaranteed break-before-make switching action
- 4. 7 mm × 7 mm 48-lead chip scale package (CSP) or 48-lead TQFP package

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

$\label{eq:control_state} ADG726/ADG732 - SPECIFICATIONS^1 \ \ (v_{DD} = 5 \ v \ \pm \ 10\%, \ v_{SS} = 0 \ v, \ \text{GND} = 0 \ v, \ \text{unless otherwise noted.})$

	В	Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V _{DD}	V		
On Resistance (R _{ON})	4	DD	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$	
	5.5	6	Ω max	Test Circuit 1	
On Resistance Match Between		0.3	Ω typ	$V_S = 0 \text{ V to } V_{DD}$, $I_{DS} = 10 \text{ mA}$	
Channels (ΔR_{ON})		0.8	Ω max		
On Resistance Flatness (R _{FLAT(ON)})	0.5		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
. ,		1	Ω max		
LEAKAGE CURRENTS				$V_{\rm DD} = 5.5 \rm V$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$	
3 ()	±0.25	±1	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	±0.05		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$	
ADG726	±0.5	±2.5	nA max	Test Circuit 3	
ADG732	±1	±5	nA max		
Channel ON Leakage I _D , I _S (ON)	±0.05		nA typ	$V_D = V_S = 1 \text{ V, or } 4.5 \text{ V;}$	
ADG726	±0.5	±2.5	nA max	Test Circuit 4	
ADG732	±1	±5	nA max	Test should I	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INI} .		0.8	V max		
Input Current		0.0	V IIIax		
•	0.005		II A tron	$V_{IN} = V_{INI}$ or V_{INH}	
${ m I}_{ m INL}$ or ${ m I}_{ m INH}$	0.005	±0.5	μA typ	VIN - VINL OF VINH	
C _{IN} , Digital Input Capacitance	5	±0.5	μA max pF typ		
			pr typ		
DYNAMIC CHARACTERISTICS ²				D 200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
t _{TRANSITION}	23	4.0	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit 5	
D I D C W I T' D I	34	40	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S32} = 0 \text{ V/3 V}$	
Break-Before-Make Time Delay, t _D	18		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
(00 1111)	1		ns min	$V_S = 3 \text{ V}$; Test Circuit 6	
$t_{ON}(\overline{CS}, \overline{WR})$	18		ns typ	$V_S = 3 V$; Test Circuit 7	
(00 1111)	25	32	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$;	
$t_{OFF}(\overline{CS}, \overline{WR})$	17	• •	ns typ	$V_S = 3 \text{ V}$; Test Circuit 7	
(EXT)	23	29	ns max	$R_L = 300 \Omega, C_L = 35 pF;$	
$t_{ON}(\overline{EN})$	24	4.0	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
(EX)	32	40	ns max	$V_S = 3 V$; Test Circuit 8	
$t_{OFF}(\overline{EN})$	16	25	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
	22	25	ns max	$V_S = 3 \text{ V}$; Test Circuit 8	
Charge Injection	5		pC typ	$V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 9	
OFF Isolation	-72		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
				Test Circuit 10	
Channel-to-Channel Crosstalk	-72		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
2 ID D 1 111				Test Circuit 11	
-3 dB Bandwidth	2.4		NATE :	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 12	
ADG726	34		MHz typ		
ADG732	18		MHz typ	C = 1 MII	
C_{S} (OFF)	13		pF typ	f = 1 MHz	
C _D (OFF)	170			6 - 1 MII-	
ADG726	170		pF typ	f = 1 MHz	
ADG732	340		pF typ	f = 1 MHz	
$C_D, C_S (ON)$	175			f = 1 MHz	
ADG726	175		pF typ	f = 1 MHz	
ADG732	350		pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{\rm DD} = 5.5 \text{ V}$	
$I_{ m DD}$	10		μA typ	Digital Inputs = 0 V or 5.5 V	
		20	μA max		

 $^{^{1}}Temperature$ range is as follows: B Version: $-40\,^{\circ}C$ to $+85\,^{\circ}C.$

²Guaranteed by design; not subject to production test.

Specifications subject to change without notice.

$\label{eq:special_special} SPECIFICATIONS^{1} \; (v_{DD} = 3 \; v \; \pm \; 10\%, \; v_{SS} = 0 \; v, \; \text{GND} = 0 \; v, \; \text{unless otherwise noted.})$

	B	Version		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V _{DD}	V	
On Resistance (R _{ON})	7	о т то трр	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
(1401)	11	12	Ω max	Test Circuit 1
On Resistance Match Between	1.	0.35	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
Channels (ΔR_{ON})		1	Ω max	, 3 - 1 - 1 DD) -D3 - 1
On Resistance Flatness (R _{FLAT(ON)})		3	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
LEAKAGE CURRENTS			"	V - 2.2 V
Source OFF Leakage I _S (OFF)	±0.01		A +	$V_{DD} = 3.3 \text{ V}$
Source Off Leakage Is (Off)	±0.01 ±0.25	±1	nA typ nA max	V _S = 3 V/1 V, V _D = 1 V/3 V; Test Circuit 2
Drain OFF Leakage I _D (OFF)		±1	nA max	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V};$
ADG726	±0.05	±2.5		$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$ Test Circuit 3
	±0.5	±2.5	nA max	Test Circuit 5
ADG732	±1	±5	nA max	V - V - 1 V on 2 V
Channel ON Leakage I _D , I _S (ON)	±0.05	±2.5	nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$
ADG726	±0.5	±2.5	nA max	Test Circuit 4
ADG732	±1	±5	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.7	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.5	μA max	
C _{IN} , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS ²				
t _{TRANSITION}	34		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; Test Circuit 5
	52	62	ns max	$V_{S1} = 2 \text{ V/0 V}, V_{S32} = 0 \text{ V/2 V}$
Break-Before-Make Time Delay, t _D	26		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
V. 2	1		ns min	V _S = 2 V; Test Circuit 6
$t_{ON}(\overline{WR}, \overline{CS})$	29		ns typ	$V_S = 2 V$; Test Circuit 7
	43	52	ns max	$R_L = 300 \Omega, C_L = 35 pF;$
$t_{OFF}(\overline{WR}, \overline{CS})$	26		ns typ	$V_S = 2 V$; Test Circuit 7
	38	42	ns max	$R_L = 300 \Omega, C_L = 35 pF;$
$t_{ON}(\overline{EN}, \overline{WR})$	33		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
	48	55	ns max	$V_S = 3 V$; Test Circuit 8
$t_{OFF}(\overline{EN})$	19		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	25	28	ns max	V _S = 2 V; Test Circuit 8
Charge Injection	1		pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
				Test Circuit 9
Off Isolation	-72		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				Test Circuit 10
Channel-to-Channel Crosstalk	-72		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				Test Circuit 11
−3 dB Bandwidth				$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 12
ADG726	34		MHz typ	
ADG732	18		MHz typ	
C_{S} (OFF)	13		pF typ	f = 1 MHz
C_D (OFF)				
ADG726	170		pF typ	f = 1 MHz
ADG732	340		pF typ	f = 1 MHz
C_D , C_S (ON)				
ADG726	175		pF typ	f = 1 MHz
ADG732	350		pF typ	f = 1 MHz
				$V_{DD} = 3.3 \text{ V}$
POWER REQUIREMENTS				
POWER REQUIREMENTS I_{DD}	5		μA typ	Digital Inputs = 0 V or 3.3 V

REV. 0 -3-

NOTES $^{1}Temperature$ ranges are as follows: B Version: $-40\,^{\circ}C$ to +85°C.

²Guaranteed by design; not subject to production test.

Specifications subject to change without notice.

ADG726/ADG732 SPECIFICATIONS¹

DUAL SUPPLY (V_{DD} = +2.5 V \pm 10%, V_{SS} = -2.5 V \pm 10%, GND = 0 V, unless otherwise noted.)

	F	3 Version		
_		-40°C		T
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V_{SS} to V_{DD}	V	
On Resistance (R _{ON})	4		Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA;
	5.5	6	Ω max	Test Circuit 1
On Resistance Match Between		0.3	Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
Channels (ΔR_{ON})		0.8	Ω max	
On Resistance Flatness (R _{FLAT(ON)})	0.5	•	Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
		1	Ω max	
LEAKAGE CURRENTS				$V_{DD} = +2.75 \text{ V}, V_{SS} = -2.75 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
	±0.25	±0.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.05		nA max	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
ADG726	±0.5	±2.5	nA max	Test Circuit 3
ADG732	±1	±5	nA max	
Channel ON Leakage I _D , I _S (ON)	±0.05		nA typ	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V};$
ADG726	±0.5	±2.5	nA max	Test Circuit 4
ADG732	±1	±5	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		1.7	V min	
Input Low Voltage, V _{INI}		0.7	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		±0.5	μA max	
C _{IN} , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS ²				
t _{TRANSITION}	33		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; Test Circuit 5
TRINOTTION	45	51	ns max	$V_{S1} = 1.5 \text{ V/0 V}, V_{S32} = 0 \text{ V/1.5 V}$
Break-Before-Make Time Delay, t _D	15		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
** B	1		ns min	$V_S = 1.5 \text{ V}$; Test Circuit 6
$t_{ON}(\overline{CS}, \overline{WR})$	21		ns typ	$V_S = 1.5 \text{ V}$; Test Circuit 7
	30	37	ns max	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
$t_{OFF}(\overline{CS}, \overline{WR})$	20		ns typ	$V_S = 1.5 \text{ V}$; Test Circuit 7
	29	35	ns max	$R_L = 300 \Omega, C_L = 35 pF;$
$t_{ON}(\overline{EN}, \overline{WR})$	26		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	37		ns max	V _S = 1.5 V; Test Circuit 8
$t_{OFF}(\overline{EN})$	18		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	26	29	ns max	V _S = 1.5 V; Test Circuit 8
Charge Injection	1		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
				Test Circuit 9
OFF Isolation	-72		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
				Test Circuit 10
Channel-to-Channel Crosstalk	-72		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
2 JD Dan Amidel				Test Circuit 11
-3 dB Bandwidth	2.4		MIT-	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 12
ADG726	34		MHz typ	
ADG732	18		MHz typ	
C_S (OFF) C_D (OFF)	13		pF typ	
$C_{\rm D}$ (OFF) ADG726	137		pF typ	f = 1 MHz
ADG720 ADG732	275		pF typ	f = 1 MHz
C_D , C_S (ON)	413		Pr. typ	I - I WILL
ADG726	150		pF typ	f = 1 MHz
ADG720 ADG732	300		pF typ	f = 1 MHz
POWER REQUIREMENTS	300		P- 'JP	******
I_{DD}	10		μA typ	$V_{\rm DD} = +2.75 \text{ V}$
		20	μA max	Digital Inputs = 0 V or +2.75 V
I_{SS}	10		μA typ	$V_{SS} = -2.75 \text{ V}$
		20	μA max	Digital Inputs = 0 V or +2.75 V

NOTES

-4- REV. 0

 $^{^{1}}Temperature$ range is as follows: B Version: –40 $^{\circ}C$ to +85 $^{\circ}C.$

²Guaranteed by design; not subject to production test.

Specifications subject to change without notice.

TIMING CHARACTERISTICS^{1, 2, 3}

Parameter	Limit at T _{MIN} , T _{MAX}	Unit	Conditions/Comments
t_1	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Setup Time
t_2	0	ns min	CS to WR Hold Time
t ₃	10	ns min	WR Pulsewidth
t_4	10	ns min	Time between WR Cycles
t ₅	5	ns min	Address, Enable Setup Time
t ₆	2	ns min	Address, Enable Hold Time

NOTES

¹See Figure 1.

Specifications subject to change without notice.




Figure 1. Timing Diagram

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to changing the address and enable the inputs.

Input data is latched on the rising edge of \overline{WR} . The ADG726 has two \overline{CS} inputs. This enables the part to be used either as a dual 16-1 channel multiplexer or a differential 16-channel multiplexer. If a differential output is required, tie \overline{CSA} and \overline{CSB} together.

REV. 0 –5–

 $^{^2}$ All input signals are specified with tr = tf = 1 ns (10% to 90% of V_{DD}).

³Guaranteed by design and characterization, not production tested.

ABSOLUTE MAXIMUM RATINGS1

$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
V_{DD} to V_{SS}
V_{DD} to GND0.3 V to +7 V
V_{SS} to GND
Analog Inputs ² V_{SS} – 0.3 V to V_{DD} + 0.3 V or
30 mA, Whichever Occurs First
Digital Inputs ²
30 mA, Whichever Occurs First
Peak Current, S or D 60 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D
Operating Temperature Range
Industrial (B Version)40°C to +85°C

Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedence (Four-layer board)	
48-Lead LFCSP	25°C/W
48-Lead TQFP	54.6°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	235°C
NOTES	

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at A, EN, WR, CS, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE


Model	Temperature Range	Package Description	Package Option
ADG726BCP	−40°C to +85°C	Chip Scale Package (LPCSP)	CP-48
ADG726BSU	−40°C to +85°C	Thin Quad Flatpack (TQFP)	SU-48
ADG732BCP	−40°C to +85°C	Chip Scale Package (LPCSP)	CP-48
ADG732BSU	−40°C to +85°C	Thin Quad Flatpack (TQFP)	SU-48

CAUTION –

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG726/ADG732 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS LFCSP and TQFP



-6- REV. 0

Table I. ADG726 Truth Table

A3	A2	A1	A0	EN	CSA	CSB	WR	ON Switch
X	X	X	X	X	1	1	L->H	Retains Previous Switch Condition
X	X	X	X	X	1	1	X	No Change in Switch Condition
X	X	X	X	1	0	0	0	NONE
0	0	0	0	0	0	0	0	S1A-DA, S1B-DB
0	0	0	1	0	0	0	0	S2A–DA, S2B–DB
0	0	1	0	0	0	0	0	S3A-DA, S3B-DB
0	0	1	1	0	0	0	0	S4A-DA, S4B-DB
0	1	0	0	0	0	0	0	S5A-DA, S5B-DB
0	1	0	1	0	0	0	0	S6A-DA, S6B-DB
0	1	1	0	0	0	0	0	S7A-DA, S7B-DB
0	1	1	1	0	0	0	0	S8A-DA, S8B-DB
1	0	0	0	0	0	0	0	S9A-DA, S9B-DB
1	0	0	1	0	0	0	0	S10A-DA, S10B-DB
1	0	1	0	0	0	0	0	S11A-DA, S11B-DB
1	0	1	1	0	0	0	0	S12A–DA, S12B–DB
1	1	0	0	0	0	0	0	S13A–DA, S13B–DB
1	1	0	1	0	0	0	0	S14A–DA, S14B–DB
1	1	1	0	0	0	0	0	S15A–DA, S15B–DB
1	1	1	1	0	0	0	0	S16A-DA, S16B-DB

X = Don't Care

Table II. ADG732 Truth Table


A 4	A3	A2	A 1	A 0	$\overline{\mathbf{E}\mathbf{N}}$	CS	$\overline{\mathbf{W}}\mathbf{R}$	Switch Condition
X	X	X	X	X	X	1	L->H	Retains Previous Switch Condition
X	X	X	X	X	X	1	X	No Change in Switch Condition
X	X	X	X	X	1	0	0	NONE
0	0	0	0	0	0	0	0	1
0	0	0	0	1	0	0	0	2
0	0	0	1	0	0	0	0	3
0	0	0	1	1	0	0	0	4
0	0	1	0	0	0	0	0	5
0	0	1	0	1	0	0	0	6
0	0	1	1	0	0	0	0	7
0	0	1	1	1	0	0	0	8
0	1	0	0	0	0	0	0	9
0	1	0	0	1	0	0	0	10
0	1	0	1	0	0	0	0	11
0	1	0	1	1	0	0	0	12
0	1	1	0	0	0	0	0	13
0	1	1	0	1	0	0	0	14
0	1	1	1	0	0	0	0	15
0	1	1	1	1	0	0	0	16
1	0	0	0	0	0	0	0	17
1	0	0	0	1	0	0	0	18
1	0	0	1	0	0	0	0	19
1	0	0	1	1	0	0	0	20
1	0	1	0	0	0	0	0	21
1	0	1	0	1	0	0	0	22
1	0	1	1	0	0	0	0	23
1	0	1	1	1	0	0	0	24
1	1	0	0	0	0	0	0	25
1	1	0	0	1	0	0	0	26
1	1	0	1	0	0	0	0	27
1	1	0	1	1	0	0	0	28
1	1	1	0	0	0	0	0	29
1	1	1	0	1	0	0	0	30
1	1	1	1	0	0	0	0	31
1	1	1	1	1	0	0	0	32

X = Don't Care


TERMINOLOGY

	TERMINOLOGY
$\overline{ m V_{DD}}$	Most Positive Power Supply Potential
V_{SS}	Most Negative Power Supply in a Dual-Supply Application. In single-supply applications, connect to GND.
I_{DD}	Positive Supply Current
I_{SS}	Negative Supply Current
GND	Ground (0 V) Reference
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
$V_{D}(V_{S})$	Analog Voltage on Terminals D and S
R_{ON}	Ohmic Resistance between D and S
ΔR_{ON}	On Resistance Match between any two channels, i.e., R _{ON} max – R _{ON} min
$R_{FLAT(ON)} \\$	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch OFF
I_D (OFF)	Drain Leakage Current with the Switch OFF
I_D , I_S (ON)	Channel Leakage Current with the Switch ON
V_{INL}	Maximum Input Voltage for Logic "0"
V_{INH}	Minimum Input Voltage for Logic "1"
$I_{\rm INL}(I_{\rm INH})$	Input Current of the Digital Input
C_{S} (OFF)	OFF Switch Source Capacitance. Measured with reference to ground.
C_D (OFF)	OFF Switch Drain Capacitance. Measured with reference to ground.
C_D , $C_S(ON)$	ON Switch Capacitance. Measured with reference to ground.
C_{IN}	Digital Input Capacitance
t _{TRANSITION}	Delay Time Measured between the 50% and 90% Points of the Digital Inputs and the Switch ON Condition when Switching from One Address State to Another
$t_{ON}(\overline{EN})$	Delay Time between the 50% and 90% Points of the EN Digital Input and the Switch ON Condition
$t_{OFF}(\overline{EN})$	Delay Time between the 50% and 90% Points of the EN Digital Input and the Switch OFF Condition
t_{OPEN}	OFF Time Measured between the 80% Points of Both Switches when Switching from One Address State to Another
Charge Injection	A Measure of the Glitch Impulse Transferred from the Digital Input to the Analog Output During Switching
OFF Isolation	A Measure of Unwanted Signal Coupling through an OFF Switch
Crosstalk	A Measure of Unwanted Signal Coupling from One Channel to Another as a Result of Parasitic Capacitance
ON Response	The Frequency Response of the ON Switch
Insertion Loss	The Loss Due to the On Resistance of the Switch


Typical Performance Characteristics—ADG726/ADG732




TPC 1. On Resistance vs. $V_D(V_S)$, Single Supply




TPC 2. On Resistance vs. $V_D(V_S)$, Dual Supply




TPC 3. On Resistance vs. $V_D(V_S)$ for Different Temperatures, Single Supply




TPC 4. On Resistance vs. $V_D(V_S)$, Single Supply




TPC 5. On Resistance vs. $V_D(V_S)$, Dual Supply




TPC 6. Leakage Currents vs. Temperature



TPC 7. ADG732 Charge Injection vs. Source Voltage




TPC 8. t_{ON}/t_{OFF} Times vs. Temperature




TPC 9. Logic Threshold Voltage vs. Supply Voltage


REV. 0 -9-



TPC 10. OFF Isolation vs. Frequency




TPC 11. Crosstalk vs. Frequency




TPC 12. ON Response vs. Frequency


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Is (OFF)




Test Circuit 3. I_D (OFF)




Test Circuit 4. I_D (ON)




Test Circuit 5. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 6. Break-Before-Make Delay, t_{OPEN}




Test Circuit 7. Write Turn-ON and Turn-OFF Time, t_{ON} , $t_{OFF}(\overline{WR})$



Test Circuit 8. Enable Delay, $t_{ON}(\overline{EN})$, $t_{OFF}(\overline{EN})$




Test Circuit 9. Charge Injection




Test Circuit 10. OFF Isolation

REV. 0 –11–



*SIMILAR CONNECTION FOR ADG726 CHANNEL-TO-CHANNEL CROSSTALK = 20LOG₁₀ (V_{OUT}/V_S)

Test Circuit 11. Channel-to-Channel Crosstalk




*SIMILAR CONNECTION FOR ADG726

Test Circuit 12. Bandwidth

OUTLINE DIMENSIONS

48-Lead Frame Chip Scale Package [LFCSP] (CP-48)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

48-Lead Thin Plastic Quad Flatpack [TQFP] (SU-48)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-026BBC