## FEATURES

1.8 V to 5.5 V Single Supply
$\pm 2.5 \mathrm{~V}$ Dual-Supply Operation
$4 \Omega$ On Resistance
$0.5 \Omega$ On Resistance Flatness
48-Lead TQFP or 48 -Lead $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ CSP Packages
Rail-to-Rail Operation
30 ns Switching Times
Single 32-to-1 Channel Multiplexer
Dual/Differential 16-to-1 Channel Multiplexer
TTL/CMOS Compatible Inputs
For Functionally Equivalent Devices with Serial Interface
See ADG725/ADG731

## APPLICATIONS

Optical Applications
Data Acquisition Systems
Communication Systems
Relay Replacement
Audio and Video Switching
Battery-Powered Systems
Medical Instrumentation
Automatic Test Equipment

## GENERAL DESCRIPTION

The ADG726/ADG732 are monolithic CMOS 32-channel/dual 16 -channel analog multiplexers. The ADG732 switches one of 32 inputs (S1-S32) to a common output, D, as determined by the 5-bit binary address lines A0, A1, A2, A3, and A4. The ADG726 switches one of 16 inputs as determined by the 4-bit binary address lines A0, A1, A2, and A3.
On-chip latches facilitate microprocessor interfacing. The ADG726 device may also be configured for differential operation by tying $\overline{\mathrm{CSA}}$ and $\overline{\mathrm{CSB}}$ together. An $\overline{\mathrm{EN}}$ input is used to enable or disable the devices. When disabled, all channels are switched OFF.
These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, and leakage currents. They operate from a single supply of +1.8 V to +5.5 V and $\mathrm{a} \pm 2.5 \mathrm{~V}$ dual supply, making them ideally suited to a variety of applications. On resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels. They are available in either 48-lead CSP or TQFP packages.

REV. 0

[^0]
## FUNCTIONAL BLOCK DIAGRAMS



## PRODUCT HIGHLIGHTS

1. +1.8 V to +5.5 V single- or $\pm 2.5 \mathrm{~V}$ dual-supply operation. These parts are specified and guaranteed with $+5 \mathrm{~V} \pm 10 \%$, $+3 \mathrm{~V} \pm 10 \%$ single-supply, and $\pm 2.5 \mathrm{~V} \pm 10 \%$ dualsupply rails.
2. On resistance of $4 \Omega$
3. Guaranteed break-before-make switching action
4. $7 \mathrm{~mm} \times 7 \mathrm{~mm} 48$-lead chip scale package (CSP) or 48-lead TQFP package

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { on } \\ & -40^{\circ} \mathrm{C} \\ & \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) On Resistance Flatness ( $\mathrm{R}_{\text {FLat(ON) }}$ ) | $\begin{aligned} & 4 \\ & 5.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 6 \\ & 0.3 \\ & 0.8 \\ & 1 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} ; \\ & \text { Test Circuit } 1 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage $\mathrm{I}_{\mathrm{S}}$ (OFF) <br> Drain OFF Leakage $\mathrm{I}_{\mathrm{D}}$ (OFF) <br> ADG726 <br> ADG732 <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG726 <br> ADG732 | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.05 \\ & \pm 0.5 \\ & \pm 1 \\ & \pm 0.05 \\ & \pm 0.5 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 2.5 \\ & \pm 5 \\ & \pm 2.5 \\ & \pm 5 \end{aligned}$ | nA typ nA max nA typ $n A \max$ nA max nA typ nA max $n A \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 4.5 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$ <br> Test Circuit 3 $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} \text {, or } 4.5 \mathrm{~V}$ <br> Test Circuit 4 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ <br> $\mathrm{C}_{\mathrm{IN}}$, Digital Input Capacitance | $0.005$ <br> 5 | $\begin{gathered} 2.4 \\ 0.8 \\ \\ \pm 0.5 \end{gathered}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\text {TRANSITION }}$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{CS}}, \overline{\mathrm{WR}})$ <br> $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{CS}}, \overline{\mathrm{WR}})$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ <br> $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{EN}})$ <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> -3 dB Bandwidth <br> ADG726 <br> ADG732 <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $C_{D}$ (OFF) <br> ADG726 <br> ADG732 <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG726 <br> ADG732 | $\begin{aligned} & 23 \\ & 34 \\ & 18 \\ & 1 \\ & 18 \\ & 25 \\ & 17 \\ & 23 \\ & 24 \\ & 32 \\ & 16 \\ & 22 \\ & 5 \\ & \\ & -72 \\ & \\ & -72 \\ & \\ & 34 \\ & 18 \\ & 13 \\ & \\ & 170 \\ & 340 \\ & 175 \\ & 350 \end{aligned}$ | 40 <br> 32 <br> 29 <br> 40 <br> 25 | ns typ <br> ns max <br> ns typ <br> ns min <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> pC typ <br> dB typ <br> dB typ <br> MHz typ <br> MHz typ <br> pF typ <br> pF typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \text { Test Circuit } 5 \\ & \mathrm{~V}_{\mathrm{S} 1}=3 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 32}=0 \mathrm{~V} / 3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 6 \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 8 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 8 \\ & \mathrm{~V}_{\mathrm{S}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \end{aligned}$ <br> Test Circuit 9 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 10 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 11 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { Test Circuit } 12$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | 10 | 20 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 5.5 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design; not subject to production test.
Specifications subject to change without notice.

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { on } \\ & -40^{\circ} \mathrm{C} \\ & \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) On Resistance Flatness $\left(\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}\right)$ | $\begin{aligned} & 7 \\ & 11 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 12 \\ & 0.35 \\ & 1 \\ & 3 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} ;$ <br> Test Circuit 1 $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $\mathrm{I}_{\mathrm{D}}$ (OFF) <br> ADG726 <br> ADG732 <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG726 <br> ADG732 | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.05 \\ & \pm 0.5 \\ & \pm 1 \\ & \pm 0.05 \\ & \pm 0.5 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 2.5 \\ & \pm 5 \\ & \pm 2.5 \\ & \pm 5 \end{aligned}$ | nA typ nA max nA max nA max nA max nA typ nA max nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V} / 1 \mathrm{~V}$ <br> Test Circuit 3 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } 3 \mathrm{~V} \text {; }$ <br> Test Circuit 4 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ <br> $\mathrm{C}_{\mathrm{IN}}$, Digital Input Capacitance | $\begin{aligned} & 0.005 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 0.7 \\ & \\ & \pm 0.5 \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\text {TRANSITION }}$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{WR}}, \overline{\mathrm{CS}})$ <br> $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{WR}}, \overline{\mathrm{CS}})$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}}, \overline{\mathrm{WR}})$ <br> $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{EN}})$ <br> Charge Injection <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> -3 dB Bandwidth <br> ADG726 <br> ADG732 <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $C_{D}$ (OFF) <br> ADG726 <br> ADG732 <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG726 <br> ADG732 | $\begin{aligned} & 34 \\ & 52 \\ & 26 \\ & 1 \\ & 29 \\ & 43 \\ & 26 \\ & 38 \\ & 33 \\ & 48 \\ & 19 \\ & 25 \\ & 1 \\ & \\ & -72 \\ & \\ & -72 \\ & \\ & 34 \\ & 18 \\ & 13 \\ & \\ & 170 \\ & 340 \\ & 175 \\ & 350 \end{aligned}$ | 62 <br> 52 <br> 42 <br> 55 <br> 28 | ns typ <br> ns max <br> ns typ <br> ns min <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> pC typ <br> dB typ <br> dB typ <br> MHz typ <br> MHz typ <br> pF typ <br> pF typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \text { Test Circuit } 5 \\ & \mathrm{~V}_{\mathrm{S} 1}=2 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 32}=0 \mathrm{~V} / 2 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} ; \text { Test Circuit } 6 \\ & \mathrm{~V}_{\mathrm{S}}=2 \mathrm{~V} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 8 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=2 \mathrm{~V} ; \text { Test Circuit } 8 \\ & \mathrm{~V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \end{aligned}$ <br> Test Circuit 9 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 10 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 11 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { Test Circuit } 12$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | 5 | 10 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \end{aligned}$ |

[^1]DUAL SUPPLY ( $\mathrm{V}_{D D}=+2.5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=-2.5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. $)$

| Parameter | $+25^{\circ} \mathrm{C}$ | B Version $\begin{aligned} & -40^{\circ} \mathrm{C} \\ & \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) On Resistance Flatness ( $\mathrm{R}_{\text {FLAT(ON) }}$ ) | $\begin{aligned} & 4 \\ & 5.5 \\ & \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 6 \\ & 0.3 \\ & 0.8 \\ & \\ & 1 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} ;$ <br> Test Circuit 1 $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA} \end{aligned}$ |
| ```LEAKAGE CURRENTS Source OFF Leakage \(I_{S}\) (OFF) Drain OFF Leakage \(\mathrm{I}_{\mathrm{D}}\) (OFF) ADG726 ADG732 Channel ON Leakage \(\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})\) ADG726 ADG732``` | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.05 \\ & \pm 0.5 \\ & \pm 1 \\ & \pm 0.05 \\ & \pm 0.5 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 2.5 \\ & \pm 5 \\ & \pm 2.5 \\ & \pm 5 \end{aligned}$ | nA typ nA max nA max nA max nA max nA typ nA max nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+2.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-2.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+2.25 \mathrm{~V} /-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-1.25 \mathrm{~V} /+2.25 \mathrm{~V} ; \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=+2.25 \mathrm{~V} /-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-1.25 \mathrm{~V} /+2.25 \mathrm{~V} \text {; }$ <br> Test Circuit 3 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=+2.25 \mathrm{~V} /-1.25 \mathrm{~V} \text {; }$ <br> Test Circuit 4 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> $\mathrm{C}_{\mathrm{IN}}$, Digital Input Capacitance | $0.005$ <br> 5 | $\begin{gathered} 1.7 \\ 0.7 \\ \\ \pm 0.5 \end{gathered}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\text {transition }}$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{CS}}, \overline{\mathrm{WR}})$ <br> $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{CS}}, \overline{\mathrm{WR}})$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}}, \overline{\mathrm{WR}})$ <br> $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{EN}})$ <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> -3 dB Bandwidth <br> ADG726 <br> ADG732 <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $C_{D}$ (OFF) <br> ADG726 <br> ADG732 <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG726 <br> ADG732 | 33 <br> 45 <br> 15 <br> 1 <br> 21 <br> 30 <br> 20 <br> 29 <br> 26 <br> 37 <br> 18 <br> 26 <br> 1 <br> $-72$ <br> $-72$ <br> 34 <br> 18 <br> 13 <br> 137 <br> 275 <br> 150 300 | 51 <br> 37 <br> 35 <br> 29 | ns typ <br> ns max <br> ns typ <br> ns min <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> pC typ <br> dB typ <br> dB typ <br> MHz typ <br> MHz typ <br> pF typ <br> pF typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \text { Test Circuit } 5 \\ & \mathrm{~V}_{\mathrm{S} 1}=1.5 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 32}=0 \mathrm{~V} / 1.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \text { Test Circuit } 6 \\ & \mathrm{~V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \mathrm{Test} \mathrm{Circuit} 7 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \mathrm{Test} \mathrm{Circuit} 8 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \mathrm{Test} \mathrm{Circuit} 8 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \end{aligned}$ <br> Test Circuit 9 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 10 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 11 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { Test Circuit } 12$ <br> $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{I}_{\mathrm{SS}}$ | 10 10 | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+2.75 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or }+2.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=-2.75 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or }+2.75 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design; not subject to production test.
Specifications subject to change without notice.

## TIMING CHARACTERISTICS ${ }^{1,2,3}$

| Parameter | Limit at $\mathbf{T}_{\text {MIN }}, \mathbf{T}_{\text {MAX }}$ | Unit | Conditions/Comments |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{1}$ | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ Setup Time |
| $\mathrm{t}_{2}$ | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ Hold Time |
| $\mathrm{t}_{3}$ | 10 | ns min | $\overline{\mathrm{WR}}$ Pulsewidth |
| $\mathrm{t}_{4}$ | 10 | ns min | Time between $\overline{\mathrm{WR}}$ Cycles |
| $\mathrm{t}_{5}$ | 5 | ns min | Address, Enable Setup Time |
| $\mathrm{t}_{6}$ | 2 | ns min | Address, Enable Hold Time |

## NOTES

${ }^{1}$ See Figure 1.
${ }^{2}$ All input signals are specified with $\mathrm{tr}=\mathrm{tf}=1 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$.
${ }^{3}$ Guaranteed by design and characterization, not production tested.
Specifications subject to change without notice.


Figure 1. Timing Diagram

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while $\overline{\mathrm{WR}}$ is held low, the latches are transparent and the switches respond to changing the address and enable the inputs.

Input data is latched on the rising edge of $\overline{\mathrm{WR}}$. The ADG726 has two $\overline{\mathrm{CS}}$ inputs. This enables the part to be used either as a dual 16-1 channel multiplexer or a differential 16-channel multiplexer. If a differential output is required, tie $\overline{\mathrm{CSA}}$ and $\overline{\mathrm{CSB}}$ together.

## ADG726/ADG732

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ <br> ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.) |  |
| :---: | :---: |
|  |  |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | 3 V to +7 V |
| $\mathrm{V}_{\text {SS }}$ to GND | +0.3 V to -7 V |
| Analog Inputs ${ }^{2}$ | . $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , Whichever Occurs First |
| Digital Inputs ${ }^{2}$ | $\ldots .{ }^{-} .0 .3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , Whichever Occurs First |
| Peak Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . 60 mA |  |
| (Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cy | cle Max) |
| Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . 30 mA |  |
| Operating Temperature Range |  |
| Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |


| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Junction Temperature |  |
| Thermal Impedence (Four-layer board) |  |
| 48-Lead LFCSP | W |
| 48-Lead TQFP | $54.6{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering (10 sec) |  |
| IR Reflow, Peak Temperature ( $<20 \mathrm{sec}$ ) | 235 |
| NOTES |  |
| ${ }^{1}$ Stresses above those listed under Absolute Maxim nent damage to the device. This is a stress rating the device at these or any other conditions above sections of this specification is not implied. Exposure conditions for extended periods may affect devic maximum rating may be applied at any one time. | ings may cause permafunctional operation of listed in the operational solute maximum rating lity. Only one absolute |
| ${ }^{2}$ Overvoltages at A, $\overline{\mathrm{EN}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{S}$, or D will Current should be limited to the maximum rat | des. |

Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Thermal Impedence (Four-layer board)
48-Lead LFCSP .... . . . . . . . . . . . . . . . . . . . . . . $25^{\circ} \mathrm{C} / \mathrm{W}$
$54.6^{\circ} \mathrm{C}$
Lead Temperature, Soldering ( 10 sec ) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
IR Reflow, Peak Temperature (<20 sec) .............. . $235^{\circ} \mathrm{C}$
NOTES
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating ${ }^{2}$ Overvoltages at $\mathrm{A}, \overline{\mathrm{EN}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{S}$, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG726BCP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Chip Scale Package (LPCSP) | CP-48 |
| ADG726BSU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Thin Quad Flatpack (TQFP) | SU-48 |
| ADG732BCP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Chip Scale Package (LPCSP) | CP-48 |
| ADG732BSU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Thin Quad Flatpack (TQFP) | SU-48 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG726/ADG732 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATIONS <br> LFCSP and TQFP



Table I. ADG726 Truth Table

| A3 | A2 | A1 | A0 | $\overline{\mathbf{E N}}$ | $\overline{\mathbf{C S A}}$ | $\overline{\mathbf{C S B}}$ | $\overline{\mathbf{W R}}$ | ON Switch |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | X | 1 | 1 | L->H | Retains Previous Switch Condition |
| X | X | X | X | X | 1 | 1 | X | No Change in Switch Condition |
| X | X | X | X | 1 | 0 | 0 | 0 | NONE |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | S1A-DA, S1B-DB |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | S2A-DA, S2B-DB |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | S3A-DA, S3B-DB |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | S4A-DA, S4B-DB |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | S5A-DA, S5B-DB |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | S6A-DA, S6B-DB |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | S7A-DA, S7B-DB |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | S8A-DA, S8B-DB |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | S9A-DA, S9B-DB |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | S10A-DA, S10B-DB |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | S11A-DA, S11B-DB |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | S12A-DA, S12B-DB |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | S13A-DA, S13B-DB |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | S14A-DA, S14B-DB |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | S15A-DA, S15B-DB |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | S16A-DA, S16B-DB |
| $\mathrm{X}=$ Don't Care |  |  |  |  |  |  |  |  |

Table II. ADG732 Truth Table

| A4 | A3 | A2 | A1 | A0 | $\overline{\mathbf{E N}}$ | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WR}}$ | Switch Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | X | 1 | L->H | Retains Previous Switch Condition |
| X | X | X | X | X | X | 1 | X | No Change in Switch Condition |
| X | X | X | X | X | 1 | 0 | 0 | NONE |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 3 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 4 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 5 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 6 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 7 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 8 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 9 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 10 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 11 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 12 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 13 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 14 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 15 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 16 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 17 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 18 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 19 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 20 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 21 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 22 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 23 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 24 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 25 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 26 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 27 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 28 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 29 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 30 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 31 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 32 |

## TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential |
| :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | Most Negative Power Supply in a Dual-Supply Application. In single-supply applications, connect to GND. |
| $\mathrm{I}_{\mathrm{DD}}$ | Positive Supply Current |
| $\mathrm{I}_{\text {SS }}$ | Negative Supply Current |
| GND | Ground (0 V) Reference |
| S | Source Terminal. May be an input or output. |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog Voltage on Terminals D and S |
| $\mathrm{R}_{\mathrm{ON}}$ | Ohmic Resistance between D and S |
| $\Delta \mathrm{R}_{\mathrm{ON}}$ | On Resistance Match between any two channels, i.e., $\mathrm{R}_{\mathrm{ON}} \mathrm{max}-\mathrm{R}_{\mathrm{ON}} \mathrm{min}$ |
| $\mathrm{R}_{\text {Flat(ON) }}$ | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\mathrm{I}_{\mathrm{S}}$ (OFF) | Source Leakage Current with the Switch OFF |
| $\mathrm{I}_{\mathrm{D}}$ (OFF) | Drain Leakage Current with the Switch OFF |
| $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | Channel Leakage Current with the Switch ON |
| $\mathrm{V}_{\text {INL }}$ | Maximum Input Voltage for Logic "0" |
| $\mathrm{V}_{\text {INH }}$ | Minimum Input Voltage for Logic "1" |
| $\mathrm{I}_{\mathrm{INL}}\left(\mathrm{I}_{\mathrm{INH}}\right)$ | Input Current of the Digital Input |
| $\mathrm{C}_{\mathrm{S}}$ (OFF) | OFF Switch Source Capacitance. Measured with reference to ground. |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | OFF Switch Drain Capacitance. Measured with reference to ground. |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | ON Switch Capacitance. Measured with reference to ground. |
| $\mathrm{C}_{\text {IN }}$ | Digital Input Capacitance |
| $\mathrm{t}_{\text {TRANSITION }}$ | Delay Time Measured between the $50 \%$ and $90 \%$ Points of the Digital Inputs and the Switch ON Condition when Switching from One Address State to Another |
| $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ | Delay Time between the $50 \%$ and $90 \%$ Points of the $\overline{\text { EN }}$ Digital Input and the Switch ON Condition |
| $\mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{EN}})$ | Delay Time between the $50 \%$ and $90 \%$ Points of the $\overline{\text { EN }}$ Digital Input and the Switch OFF Condition |
| $\mathrm{t}_{\text {OPEN }}$ | OFF Time Measured between the $80 \%$ Points of Both Switches when Switching from One Address State to Another |
| Charge <br> Injection | A Measure of the Glitch Impulse Transferred from the Digital Input to the Analog Output During Switching |
| OFF Isolation | A Measure of Unwanted Signal Coupling through an OFF Switch |
| Crosstalk | A Measure of Unwanted Signal Coupling from One Channel to Another as a Result of Parasitic Capacitance |
| ON Response | The Frequency Response of the ON Switch |
| Insertion Loss | The Loss Due to the On Resistance of the Switch |

## Typical Performance Characteristics—ADG726/ADG732



TPC 1. On Resistance vs. $V_{D}\left(V_{S}\right)$, Single Supply


TPC 4. On Resistance vs. $V_{D}\left(V_{S}\right)$, Single Supply


TPC 7. ADG732 Charge Injection vs. Source Voltage


TPC 2. On Resistance vs. $V_{D}\left(V_{S}\right)$, Dual Supply


TPC 5. On Resistance vs. $V_{D}\left(V_{S}\right)$, Dual Supply


TPC 8. or $_{\text {oN }} / t_{\text {off }}$ Times vs. Temperature


TPC 3. On Resistance vs. $V_{D}\left(V_{S}\right)$ for Different Temperatures, Single Supply


TPC 6. Leakage Currents vs. Temperature


TPC 9. Logic Threshold Voltage vs. Supply Voltage


TPC 10. OFF Isolation vs. Frequency


TPC 11. Crosstalk vs. Frequency


TPC 12. ON Response vs. Frequency

## Test Circuits



Test Circuit 1. On Resistance


Test Circuit 2. IS (OFF)


Test Circuit 3. $I_{D}$ (OFF)


Test Circuit 4. $I_{D}(O N)$


*SIMILAR CONNECTION FOR ADG726

Test Circuit 5. Switching Time of Multiplexer, $t_{\text {TRANSItIon }}$


Test Circuit 6. Break-Before-Make Delay, $t_{\text {OPEN }}$


Test Circuit 7. Write Turn-ON and Turn-OFF Time, $t_{\text {ON, }}, t_{\text {OFF }}(\overline{W R})$

*SIMILAR CONNECTION FOR ADG726
Test Circuit 8. Enable Delay, $t_{\text {ON }}(\overline{E N}), t_{\text {OFF }}(\overline{E N})$


Test Circuit 9. Charge Injection


Test Circuit 10. OFF Isolation

*SIMILAR CONNECTION FOR ADG726 CHANNEL-TO-CHANNEL CROSSTALK $=\mathbf{2 0 L O G}_{10}\left(\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{S}}\right)$
Test Circuit 11. Channel-to-Channel Crosstalk

*SIMILAR CONNECTION FOR ADG726

Test Circuit 12. Bandwidth

## OUTLINE DIMENSIONS

48-Lead Frame Chip Scale Package [LFCSP]
(CP-48)
Dimensions shown in millimeters



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    NOTES
    ${ }^{1}$ Temperature ranges are as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design; not subject to production test.
    Specifications subject to change without notice.

