

EZR32LG Wireless MCUs EZR32LG230 Data Sheet



EZR32LG230 Wireless MCU family with ARM Cortex-M3 CPU and sub-GHz Radio

The EZR32LG Wireless MCUs are the latest in Silicon Labs family of wireless MCUs delivering a high-performance, low-energy wireless solution integrated into a small form factor package. By combining a high-performance sub-GHz RF transceiver with an energy efficient 32-bit MCU, the EZR32LG family provides designers the ultimate in flexibility with a family of pin-compatible devices that scale with 64/128/256 kB of flash and support Silicon Labs EZRadio or EZRadioPRO transceivers. The ultra-low power operating modes and fast wake-up times of the Silicon Labs energy friendly 32-bit MCUs, combined with the low transmit and receive power consumption of the sub-GHz radio, result in a solution optimized for battery powered applications.


32-Bit ARM Cortex wireless MCUs applications include the following:

- · Energy, gas, water, and smart metering
- · Health and fitness applications
- · Consumer electronics

- · Alarm and security systems
- · Building and home automation

KEY FEATURES

- · Silicon Labs' first 32-bit Wireless MCUs
- Based on ARM Cortex M3 (LG) and M4 (WG) CPU cores with 256 kB of flash and 32 kB RAM
- Best-in-class RF performance with EZradio and EZRadioPro transceivers
- · Ultra-low power wireless MCU
 - · Low transmit and receive currents
 - Ultra-low power standby and sleep modes
 - · Fast wake-up time
- · Low energy sensor interface (LESENSE)
- Rich set of peripherals including 12-bit ADC and DAC, multiple communication interfaces (UART, SPI, I2C), multiple GPIO and timers
- AES accelerator with 128/256-bit keys



1. Feature List

The LG highlighted features are listed below.

MCU Features

- · ARM Cortex-M3 CPU platform
 - Up to 48 MHz
 - · 64/128/256 kB Flash with 32 kB RAM
 - · Hardware AES with 128/256-bit keys
- Flexible Energy Management System
 - 20 nA @ 3 V Shutoff Mode
 - 0.65 μA @ 3 V Stop Mode
 - 211 μA/MHz @ 3 V Run Mode
- · Timers/Counters
 - · 4× Timer/Counter
 - 4×3 Compare/Capture/PWM channels
 - · Low Energy Timer
 - · Real-Time Counter
 - 16/8-bit Pulse Counter
 - · Watchdog Timer
- · Communication interfaces
 - 2× USART (UART/SPI)
 - 2× UART
 - 2× Low Energy UART
 - 2× I2C Interface with SMBus support
- · Ultra low power precision analog peripherals
 - 12-bit 1 Msamples/s ADC
 - · On-chip temperature sensor
 - 12-bit 500 ksamples/s DAC
 - · 2× Analog Comparator
 - 2x Operational Amplifier
- Low Energy Sensor Interface (LESENSE)
- Up to 41 General Purpose I/O pins

RF Features

- · Frequency Range
 - 142-1050 MHz
- Modulation
 - · (G)FSK, 4(G)FSK, (G)MSK, OOK
- Receive sensitivity up to -133 dBm
- Up to +20 dBm max output power
- · Low active power consumption
 - 10/13 mA RX
 - 18 mA TX at +10 dBm
 - 6 mA @ 1.2 kbps (Preamble Sense)
- Data rate = 100 bps to 1 Mbps
- · Excellent selectivity performance
 - · 69 dB adjacent channel
 - 79 dB blocking at 1 MHz
- · Antenna diversity and T/R switch control
- · Highly configurable packet handler
- · TX and RX 64 byte FIFOs
- Automatic frequency control (AFC)
- Automatic gain control (AGC)
- IEEE 802.15.4g compliant

System Features

- · Power-on Reset and Brown-Out Detector
- · Debug Interface
- Temperature range -40 to 85 °C
- Single power supply 1.98 to 3.8 V
- · QFN64 package

2. Ordering Information

The table below shows the available EZR32LG230 devices.

Table 2.1. Ordering Information

Ordering	Radio	Flash (kB)	RAM (kB)	Power Amplifier (dBm)	Max Sensi- tivity (dBm)	Supply Voltage (V)	Package
EZR32LG230FxxxR55G-C0	EZRadio	64-256	32	+13	-116	1.98 - 3.8	QFN64
EZR32LG230FxxxR60G-C0	EZRadioPro	64-256	32	+13	-129	1.98 - 3.8	QFN64
EZR32LG230FxxxR61G-C0	EZRadioPro	64-256	32	+16	-129	1.98 - 3.8	QFN64
EZR32LG230FxxxR63G-C0	EZRadioPro	64-256	32	+20	-129	1.98 - 3.8	QFN64
EZR32LG230FxxxR67G-C0	EZRadioPro	64-256	32	+13	-133	1.98 - 3.8	QFN64
EZR32LG230FxxxR68G-C0	EZRadioPro	64-256	32	+20	-133	1.98 - 3.8	QFN64
EZR32LG230FxxxR69G-C0	EZRadioPro	64-256	32	+13 & 20	-133	1.98 - 3.8	QFN64

Table 2.2. Flash Sizes

Example Part Number	Flash Size
EZR32LG230F64R55G-C0	64 kB
EZR32LG230F128R55G-C0	128 kB
EZR32LG230F256R55G-C0	256 kB

Note: Add an "(R)" at the end of the device part number to denote tape and reel option.

Visit www.silabs.com for information on global distributors and representatives.

Table of Contents

1.	Feature List					. 2
2.	Ordering Information					. 3
3.	System Overview					. 7
	3.1 Introduction					. 7
	3.1.1 ARM Cortex-M3 Core					. 7
	3.1.2 Debugging					. 7
	3.1.3 Memory System Controller (MSC)					
	3.1.4 Direct Memory Access Controller (DMA)					
	3.1.5 Reset Management Unit (RMU)					
	3.1.6 Energy Management Unit (EMU)					
	3.1.7 Clock Management Unit (CMU)					
	3.1.8 Watchdog (WDOG)					
	3.1.9 Peripheral Reflex System (PRS)					
	3.1.10 Inter-Integrated Circuit Interface (I ² C)					
	3.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)					
	3.1.12 Pre-Programmed UART Bootloader					
	3.1.13 Universal Asynchronous Receiver/Transmitter (UART)					
	3.1.14 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)					
	3.1.15 Timer/Counter (TIMER)					
	3.1.16 Real Time Counter (RTC)					
	3.1.17 Backup Real Time Counter (BURTC)					
	3.1.18 Low Energy Timer (LETIMER)					
	3.1.19 Pulse Counter (PCNT)					
	3.1.20 Analog Comparator (ACMP)					
	3.1.21 Voltage Comparator (VCMP)					
	3.1.22 Analog to Digital Converter (ADC)					
	3.1.23 Digital to Analog Converter (DAC)					
	3.1.24 Operational Amplifier (OPAMP)					
	3.1.25 Low Energy Sensor Interface (LESENSE)					
	3.1.26 Backup Power Domain					
	3.1.27 Advanced Encryption Standard Accelerator (AES)					
	3.1.28 General Purpose Input/Output (GPIO)					
	3.1.29 EZRadio $^{ ext{@}}$ and EZRadioPro $^{ ext{@}}$ Transceivers					.11
	3.2 Configuration Summary					.13
	3.3 Memory Map					.14
4.	Electrical Specifications					15
	4.1 Test Conditions					.15
	4.1.1 Typical Values					.15
	4.1.2 Minimum and Maximum Values					
	4.2 Absolute Maximum Ratings					
	4.3 Thermal Characteristics	_	_	_		.16
	4.4 General Operating Conditions			-		. 10

	4.5 Current Consumption	.17
	4.6 Transitions between Energy Modes	.19
	4.7 Power Management	.19
	4.8 Flash	.20
	4.9 General Purpose Input Output	.21
	4.10 Oscillators	.29
	4.10.1 LFXO	
	4.10.2 HFXO	
	4.10.3 LFRCO	
	4.10.5 AUXHFRCO	
	4.10.6 ULFRCO	.36
	4.11 Analog Digital Converter (ADC)	
	4.11.1 Typical Performance	
	4.12 Digital Analog Converter (DAC)	
	4.13 Operational Amplifier (OPAMP)	
	4.14 Analog Comparator (ACMP)	
	4.15 Voltage Comparator (VCMP)	
	4.16 I2C	
	4.17 Radio	
	4.17.1 EZRadioPRO (R6x) DC Electrical Characteristics	
	4.17.3 EZRadioPRO (R6x) Receiver AC Electrical Characteristics	
	4.17.4 EZRadioPRO (R6x) Transmitter AC Electrical Characteristics	
	4.17.5 EZRadioPRO (R6x) Radio Auxillary Block Specifications	
	4.17.6 EZRadio (R55) DC Electrical Characteristics	
	4.17.8 EZRadio (R55) Receiver AC Electrical Characteristics	
	4.17.9 EZRadio (R55) Transmitter AC Electrical Characteristics	.70
	4.17.10 EZRadio (R55) Radio Auxiliary Block Specifications	
	4.17.11 Radio Digital I/O Specification	
	4.18 Digital Peripherals	
5.	. Pinout and Package	
	5.1 Pinout	
	5.2 Pin Descriptions	.75
	5.3 Alternate Functionality Pinout	.78
	5.4 GPIO Pinout Overview	.82
	5.5 Opamp Pinout Overview	.82
	5.6 QFN64 Package	.83
6.	PCB Layout and Soldering	84
	6.1 Recommended PCB Layout	.84

	6.2 Soldering Information
7.	Top Marking
8.	Revision History
	8.1 Revision History

3. System Overview

3.1 Introduction

The EZR32LG230 Wireless MCUs are the latest in the Silicon Labs family of wireless MCUs delivering a high-performance, low-energy wireless solution integrated into a small form factor package. By combining a high performance sub-GHz RF transceiver with an energy efficient 32-bit ARM Cortex-M3, the EZR32LG family provides designers with the ultimate in flexibility with a family of pin-compatible parts that scale from 64 to 256 kB of flash and support Silicon Labs EZRadio or EZRadioPRO transceivers. The ultra-low power operating modes and fast wake-up times combined with the low transmit and receive power consumption of the sub-GHz radio result in a solution optimized for low power and battery powered applications. For a complete feature set and in-depth information on the modules, refer to the EZR32LG Reference Manual.

The EZR32LG230 block diagram is shown below.




Figure 3.1. Block Diagram

3.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EZR32 implementation of the Cortex-M3 is described in detail in the EZR32 Cortex-M3 Reference Manual.

3.1.2 Debugging

These devices include hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

3.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EZR32LG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is divided into two blocks: the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

3.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving, for instance, data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 µDMA controller licensed from ARM.

3.1.5 Reset Management Unit (RMU)

The Reset Management Unit (RMU) is responsible for handling the reset functionality of the EZR32LG.

3.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manages all the low energy modes (EM) in EZR32LG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

3.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EZR32LG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

3.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may, for example, be caused by an external event, such as an ESD pulse, or by a software failure.

3.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

3.1.10 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

3.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 Smart-Cards, and I2S devices.

3.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note, AN0003: UART Bootloader, is pre-programmed in the device at the factory. Autobaud and destructive write are supported. The autobaud feature, interface, and commands are described further in the application note.

3.1.13 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

3.1.14 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique Low Energy Universal Asynchronous Receiver/Transmitter (LEUART[™]), the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

3.1.15 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

3.1.16 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

3.1.17 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz tcrystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

3.1.18 Low Energy Timer (LETIMER)

The unique LETIMER[™], the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

3.1.19 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

3.1.20 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

3.1.21 Voltage Comparator (VCMP)

The Voltage Supply Comparator (VCMP) is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

3.1.22 Analog to Digital Converter (ADC)

The Analog to Digital Converter (ADC) is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

3.1.23 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single-ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

3.1.24 Operational Amplifier (OPAMP)

The EZR32LG230 features two Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single-ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors, etc.

3.1.25 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE[™]), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.1.26 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EZR32LG230 to keep track of time and retain data, even if the main power source should drain out.

3.1.27 Advanced Encryption Standard Accelerator (AES)

The Advanced Encryption Standard Accelerator (AES) performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations (i.e., 8- or 16-bit operations are not supported).

3.1.28 General Purpose Input/Output (GPIO)

In the EZR32LG230, there are 41 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

3.1.29 EZRadio® and EZRadioPro® Transceivers

The EZR32LG family of devices is built using high-performance, low-current EZRadio and EZRadioPro RF transceivers covering the sub-GHz frequency bands from 142 to 1050 MHz. These devices offer outstanding sensitivity of up to –133 dBm (using EZRadioPro) while achieving extremely low active and standby current consumption. The EZR32LG devices using the EZRadioPro transceiver offer frequency coverage in all major bands and include optimal phase noise, blocking, and selectivity performance for narrow band and licensed band applications, such as FCC Part 90 and 169 MHz wireless Mbus. The 69 dB adjacent channel selectivity with 12.5 kHz channel spacing ensures robust receive operation in harsh RF conditions, which is particularly important for narrow band operation. The active mode TX current consumption of 18 mA at +10 dBm and RX current of 10 mA coupled with extremely low standby current and fast wake times is optimized for extended battery life in the most demanding applications. The EZR32LG devices can achieve up to +27 dBm output power with built-in ramping control of a low-cost external FET. The devices can meet worldwide regulatory standards: FCC, ETSI, and ARIB. All devices using the EZRadioPRO transceiver are designed to be compliant with 802.15.4g and WMbus smart metering standards. The devices are highly flexible and can be programmed and configured via Simplicity Studio, available at www.silabs.com.

Communications between the radio and MCU are done over USART, PRS and IRQ, which requires the pins to be configured in the following way:

Table 3.1. Radio MCU Communication Configuration

EZR32LG Pin	Radio Assignment	EZR32LG Function Assignment
PE8	SDN	GPIO Output
PE9	_n SEL	Bit-Banged SPI.CS (GPIO Output)
PE10	SDI	US0_TX #0
PE11	SDO	US0_RX #0
PE12	SCLK	US0_CLK #0
PE13	nIRQ	GPIO_EM4WU5 (GPIO Input with IRQ enabled)
PE14	GPIO1	PRS Input
PA15	GPIO0	PRS Input

3.1.29.1 EZRadio® and EZRadioPRO® Transceivers GPIO Configuration

The EZRadio and EZRadioPRO Transceivers have four General Purpose Digital I/O pins. These GPIOs may be configured to perform various radio-specific functions, including Clock Output, FIFO Status, POR, Wake-up Timer, TRSW, AntDiversity control, etc.

Two of the radio GPIO pins are directly connected to pins on the package (GPIO2 and GPIO3). However, the remaining two radio GPIO pins (GPIO0 and GPIO1) connect internally on the EZR32LG to the pins shown in 3.1.29 EZRadio[®] and EZRadioPro[®] Transceivers. These radio GPIOs may be routed to external package pins using the EZR32LG's peripheral reflex system (PRS). Note that the maximum frequency of the GPIO pins routed through PRS pins may be limited to ~10 MHz.

Below is some example code illustrating how to configure the EZR32LG PRS system to output the radio GPIO0/GPIO1 functions to EZR32LG pins PA0 / PA1, respectively. Note that the radio GPIO0/GPIO1 functions could also be connected to EZR32LG pins PF3/PF4.

```
/* PRS routing radio GPIO0 and GPIO1 to external pin PA0&PA1 */
/ * Note that this code example uses the emlib library functions for CMU, GPIO, and PRS ^{\star}/
/* Enable PRS clock */
CMU ClockEnable(cmuClock PRS, true);
/* Setup input pins */
GPIO PinModeSet(gpioPortA, 15, gpioModeInput, 0);
GPIO PinModeSet(gpioPortE, 14, gpioModeInput, 0);
/* Setup output pins */
GPIO PinModeSet(gpioPortA, 0, gpioModePushPull, 0);
GPIO PinModeSet(gpioPortA, 1, gpioModePushPull, 0);
/* Configure INT/PRS channels */
GPIO_IntConfig(gpioPortA, 15, false, false, false);
GPIO_IntConfig(gpioPortE, 14, false, false, false);
/* Setup PRS */
PRS_SourceAsyncSignalSet(0, PRS_CH_CTRL_SOURCESEL_GPIOH, PRS_CH_CTRL_SIGSEL_GPIOPIN15);
PRS SourceAsyncSignalSet(1, PRS CH CTRL SOURCESEL GPIOH, PRS CH CTRL SIGSEL GPIOPIN14);
PRS->ROUTE = (PRS_ROUTE_CH0PEN | PRS_ROUTE_CH1PEN);
/* Make sure PRS sensing is enabled (should be by default) */
GPIO_InputSenseSet(GPIO_INSENSE_PRS, GPIO_INSENSE_PRS);
```

3.2 Configuration Summary

The features of the EZR32LG230 are a subset of the feature set described in the EZR32LG Reference Manual. The table below describes device specific implementation of the features.

Table 3.2. Configuration Summary

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
I2C1	Full configuration	I2C1_SDA, I2C1_SCL
USARTRF0	Full configuration with IrDA	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	Full configuration with I2S	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration with I2S	US2_TX, US2_RX, US2_CLK, US2_CS
UART0	Full configuration	U0_TX, U0_RX
UART1	Full configuration	U1_TX, U1_RX
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
TIMER3	Full configuration	TIM3_CC[2:0]
RTC	Full configuration	NA
BURTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
PCNT2	Full configuration, 8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]
DAC0	Full configuration	DAC0_OUT[1:0]

Module	Configuration	Pin Connections
OPAMP	Full configuration	Outputs: OPAMP_OUTx, OPAMP_OUT- xALT, Inputs: OPAMP_Px, OPAMP_Nx
AES	Full configuration	NA
GPIO	41 pins	Available pins are shown in 5.4 GPIO Pinout Overview

3.3 Memory Map

The EZR32LG230 memory map is shown below with RAM and flash sizes for the largest memory configuration.




Figure 3.2. EZR32LG230 Memory Map with Largest RAM and Flash Sizes

4. Electrical Specifications

4.1 Test Conditions

4.1.1 Typical Values

The typical data are based on T_{AMB} = 25°C and V_{DD} = 3.0 V, as defined in Table 4.3 General Operating Conditions on page 16, by simulation and/or technology characterisation unless otherwise specified.

4.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 4.3 General Operating Conditions on page 16, by simulation and/or technology characterisation unless otherwise specified.

4.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in the table below may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 4.3 General Operating Conditions on page 16.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-55	_	150 ¹	°C
Maximum soldering temperature	T _S	Latest IPC/JEDEC J- STD-020 Standard	_	_	260	°C
External main supply voltage	V_{DDMAX}		0	_	3.8	V
Voltage on any I/O pin	V _{IOPIN}		-0.3	_	V _{DD} +0.3	V

Note:

^{1.} Based on programmed devices tested for 10000 hours at 150 °C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

4.3 Thermal Characteristics

Table 4.2. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient temperature range	T _{AMB}		-40	_	85	°C
Junction temperature value	TJ		_	_	105 ¹	°C
Thermal impedance junction to ambient	TI	+13/+16 dBm on 2- layer board	_	_	61.8	°C/W
	TI_JA	+20 dBm on 4-layer board	_	_	20.7 ²	°C/W
Storage temperature range	T _{STG}		-55	_	150	°C

Note:

- 1. Values are based on simulations run on 2-layer and 4-layer PCBs at 0m/s airflow.
- 2. Based on programmed devices tested for 10000 hours at 150 °C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

4.4 General Operating Conditions

Table 4.3. General Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Ambient temperature range	T _{AMB}	-40	_	85	°C
Operating supply voltage	V _{DDOP}	1.98	_	3.8	V
Internal APB clock frequency	f _{APB}	_	_	48	MHz
Internal AHB clock frequency	f _{AHB}	_	_	48	MHz

4.5 Current Consumption

Table 4.4. Current Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
		48 MHz HFXO, all peripheral clocks disabled, V_{DD} = 3.0 V, T_{AMB} =25 °C	_	211	225	μA/MHz	
		48 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	211	230	μA/MHz	
		28 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	212	220	μA/MHz	
		28 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	213	223	μA/MHz	
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	214	224	μA/MHz	
	I _{EM0}	21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	215	226	μA/MHz	
EM0 current. No prescaling. Running prime num-		14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	216	231	μA/MHz	
ber calculation code from Flash. (Production test condition = 14 MHz)		'EM0	14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	217	237	μA/MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	218	239	μA/MHz	
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	219	239	μA/MHz	
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	224	242	µA/MHz	
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	224	250	µA/MHz	
		1.2 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	257	285	μA/MHz	
		1.2 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	261	293	μA/MHz	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		48 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	63	75	μA/MHz
		48 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	65	76	μA/MHz
		28 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	64	75	μA/MHz
		28 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	65	77	μA/MHz
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	65	76	μA/MHz
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	66	78	μA/MHz
EM1 current (Production	1	14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	67	79	μA/MHz
test condition = 14 MHz)	I _{EM1}	14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	68	82	μA/MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	68	81	μA/MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	70	83	μA/MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	74	87	μA/MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	76	89	μA/MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	106	120	μA/MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	112	129	μA/MHz
EMOt		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =25 °C	_	0.95 ¹	1.7	μA
EM2 current	I _{EM2}	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =85 °C	_	3.01	4.01	μА
EN 40	,	V _{DD} = 3.0 V, T _{AMB} =25 °C	_	0.65	1.3	μA
EM3 current	I _{EM3}	V _{DD} = 3.0 V, T _{AMB} =85 °C	_	2.65	4.0	μA
EM4 ourrest	ı	V _{DD} = 3.0 V, T _{AMB} =25 °C	_	0.02	0.055	μΑ
EM4 current I _{EM4}		V _{DD} = 3.0 V, T _{AMB} =85 °C	_	0.44	0.9	μA

1. Using backup RTC.

4.6 Transitions between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 4.5. Energy Modes Transitions

Parameter	Symbol	Min	Тур	Max	Unit
Transition time from EM1 to EM0	t _{EM10}	_	0	_	HFCORECLK cycles
Transition time from EM2 to EM0	t _{EM20}	_	2	_	μs
Transition time from EM3 to EM0	t _{EM30}	_	2	_	μs
Transition time from EM4 to EM0	t _{EM40}	_	163	_	μs

4.7 Power Management

The EZR32LG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, see the application note, AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations.

Table 4.6. Power Management

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold on falling external supply voltage	V _{BODextthr} -		1.74	_	1.96	V
BOD threshold on falling internally regulated supply voltage	V _{BODintthr} -		1.57	_	1.7	V
BOD threshold on rising external supply voltage	V _{BODextthr+}		_	1.85	1.98	V
Power-on Reset (POR) threshold on rising external supply voltage	V _{PORthr+}		_	_	1.98	V
Delay from reset is released until program execution starts	t _{RESET}	Applies to Power-on Reset, Brown-out Reset and pin reset.	_	163	_	μs
Voltage regulator decoupling capacitor.	C _{DECOUPLE}	X5R capacitor recommended. Apply between DE- COUPLE pin and GROUND	_	1	_	μF

4.8 Flash

Table 4.7. Flash

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC _{FLASH}		20000	_	_	cycles
Flash data retention		T _{AMB} <150 °C	10000	_	_	h
	RET _{FLASH}	T _{AMB} <85 °C	10	_	_	years
		T _{AMB} <70 °C	20	_	_	years
Word (32-bit) programming time	t _{W_PROG}		20	_	_	μs
Page erase time	t _{PERASE}		20	20.4	20.8	ms
Device erase time	t _{DERASE}		40	40.8	41.6	ms
Erase current	I _{ERASE}		_	_	71	mA
Write current	I _{WRITE}		_	_	7 ¹	mA
Supply voltage during flash erase and write	V _{FLASH}		1.98	_	3.8	V
	V FLASH		1.90		3.0	V

Note:


1. Measured at 25 °C.


4.9 General Purpose Input Output

Table 4.8. GPIO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V _{IOIL}		_	_	0.30 V _{DD}	V
Input high voltage	V _{IOIH}		0.70 V _{DD}	_	_	V
		Sourcing 0.1 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST	_	0.80 V _{DD}	-	V
		Sourcing 0.1 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST	_	0.90 V _{DD}	-	V
	V	Sourcing 1 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.85 V _{DD}	-	V
Output high voltage (Production		Sourcing 1 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW	-	0.90 V _{DD}	-	V
test condition = 3.0 V, DRIVE- MODE = STANDARD)	V _{IOOH}	Sourcing 6 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75 V _{DD}	_	-	V
		Sourcing 6 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85 V _{DD}	-	-	V
		Sourcing 20 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60 V _{DD}	-	-	V
		Sourcing 20 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80 V _{DD}	-	-	V


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	V _{IOOL}	Sinking 0.1 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST	_	0.20 V _{DD}	_	V
		Sinking 0.1 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST	_	0.10 V _{DD}	_	V
Output low voltage (Production test condition = 3.0 V, DRIVE-MODE = STANDARD)		Sinking 1 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.10 V _{DD}	_	V
		Sinking 1 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.05 V _{DD}		V
		Sinking 6 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	_	_	0.30 V _{DD}	V
		Sinking 6 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	_	_	0.20 V _{DD}	V
		Sinking 20 mA, V _{DD} = 1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	_	_	0.35 V _{DD}	V
		Sinking 20 mA, V _{DD} = 3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	_	_	0.25 V _{DD}	V
Input leakage current	I _{IOLEAK}	High Impedance IO connected to GROUND or Vdd	_	±0.1	±40	nA
I/O pin pull-up resistor	R _{PU}		_	40	_	kΩ
I/O pin pull-down resistor	R _{PD}		_	40	_	kΩ
Internal ESD series resistor	R _{IOESD}		_	200	_	Ω
Pulse width of pulses to be removed by the glitch suppression filter	tioglitch		10	_	50	ns
Outrout fall times	t _{IOOF}	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capacitance $C_L = 12.5-25 pF$.	20+0.1 C _L	_	250	ns
Output fall time		GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance C _L = 350-600 pF	20+0.1 C _L	_	250	ns
I/O pin hysteresis (V _{IOTHR+} - V _{IOTHR-})	V _{IOHYST}	V _{DD} = 1.98 - 3.8 V	0.10 V _{DD}	_	_	V






GPIO_Px_CTRL DRIVEMODE = LOWEST


GPIO_Px_CTRL DRIVEMODE = LOW






GPIO_Px_CTRL DRIVEMODE = STANDARD


Figure 4.1. Typical Low-Level Output Current, 2 V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST


GPIO_Px_CTRL DRIVEMODE = LOW






GPIO_Px_CTRL DRIVEMODE = High


Figure 4.2. Typical High-Level Output Current, 2 V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST


GPIO_Px_CTRL DRIVEMODE = LOW






GPIO_Px_CTRL DRIVEMODE = High


Figure 4.3. Typical Low-Level Output Current, 3 V Supply Voltage





GPIO_Px_CTRL DRIVEMODE = LOWEST











Figure 4.4. Typical High-Level Output Current, 3 V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST


GPIO_Px_CTRL DRIVEMODE = LOW






GPIO_Px_CTRL DRIVEMODE = STANDARD


Figure 4.5. Typical Low-Level Output Current, 3.8 V Supply Voltage





GPIO_Px_CTRL DRIVEMODE = LOWEST








Figure 4.6. Typical High-Level Output Current, 3.8 V Supply Voltage

4.10 Oscillators

4.10.1 LFXO

Table 4.9. LFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supported nominal crystal frequency	f _{LFXO}		31.3	32.768	34.3	kHz
Supported crystal equivalent series resistance (ESR)	ESR _{LFXO}		_	30	120	kΩ
Supported crystal external load range	C _{LFXOL}		X ¹	_	25	pF
Duty cycle	DC _{LFXO}		48	50	53.5	%
Current consumption for core and buffer after startup	I _{LFXO}	ESR=30 k Ω , C _L =10 pF, LFXO-BOOST in CMU_CTRL is 1	_	190	_	nA
Start- up time	t _{LFXO}	ESR=30 kΩ, C _L =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1	_	1100	_	ms

Note:

For safe startup of a given crystal, the Configurator tool in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, refer to application note, AN0016.0: EFM32 Oscillator Design Considerations.

^{1.} See Minimum Load Capacitance (C_{LFXOL}) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio.

4.10.2 HFXO


Table 4.10. HFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supported nominal crystal Frequency	f _{HFXO}		4	_	48	MHz
		Crystal frequency 48 MHz	_	_	50	Ω
Supported crystal equivalent series resistance (ESR)	ESR _{HFXO}	Crystal frequency 32 MHz	_	30	60	Ω
		Crystal frequency 4 MHz	_	400	1500	Ω
The transconductance of the HFXO input transistor at crystal startup	9 _m HFXO	HFXOBOOST in CMU_CTRL equals 0b11	20	_	_	ms
Supported crystal external load range	C _{HFXOL}		5	_	25	pF
Duty cycle	DC _{HFXO}		46	50	54	%
Current consumption for	lumum	4 MHz: ESR=400 Ohm, C _L =20 pF, HFXOBOOST in CMU_CTRL equals 0b11	_	85	_	μА
HFXO after startup	I _{HFXO}	32 MHz: ESR=30 Ohm, C _L =10 pF, HFXOBOOST in CMU_CTRL equals 0b11	_	165	_	μА
Startup time	t _{HFXO}	32 MHz: ESR=30 Ohm, C _L =10 pF, HFXOBOOST in CMU_CTRL equals 0b11	_	400	_	μs

4.10.3 LFRCO

Table 4.11. LFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency , V _{DD} = 3.0 V, T _{AMB} =25 °C	f _{LFRCO}		31.29	32.768	34.28	kHz
Startup time not including soft- ware calibration	t _{LFRCO}		_	150	_	μs
Current consumption	I _{LFRCO}		_	300	_	nA
Frequency step for LSB change in TUNING value	TUNE- STEP _{LFRCO}		_	1.5	_	%






Figure 4.7. Calibrated LFRCO Frequency vs Temperature and Supply Voltage

4.10.4 HFRCO

Table 4.12. HFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
Oscillation frequency, V _{DD} =	f	14 MHz frequency band	13.7	14.0	14.3	MHz
3.0 V, T _{AMB} =25 °C	f _{HFRCO}	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48	6.60	6.72	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
Settling time after start-up	t _{HFRCO_set-}	f _{HFRCO} = 14 MHz	_	0.6	_	Cycles
		f _{HFRCO} = 28 MHz	_	165	215	μΑ
		f _{HFRCO} = 21 MHz	_	134	175	μA
		f _{HFRCO} = 14 MHz	_	106	140	μA
Current consumption	I _{HFRCO}	f _{HFRCO} = 11 MHz	_	94	125	μA
		f _{HFRCO} = 6.6 MHz	_	77	105	μA
		f _{HFRCO} = 1.2 MHz	_	25	40	μA
Duty cycle	DC _{HFRCO}	f _{HFRCO} = 14 MHz	48.5	50	51	%
Frequency step for LSB change in TUNING value	TUNE- STEP _{HFRC}		_	0.31	_	%
	0					

Note:

^{1.} The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.




Figure 4.8. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.9. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.10. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.11. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.12. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.13. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature

4.10.5 AUXHFRCO

Table 4.13. AUXHFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
Oscillation frequency, V _{DD} =	_	14 MHz frequency band	13.7	14.0	14.3	MHz
3.0 V, T _{AMB} =25 °C	fauxhfrco	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48 ¹	6.60 ¹	6.72 ¹	MHz
		1 MHz frequency band	1.15 ²	1.20 ²	1.25 ²	MHz
Settling time after start-up	t _{AUXHFR} -	f _{AUXHFRCO} = 14 MHz	_	0.6	_	Cycles
Frequency step for LSB change in TUNING value	TUNE- STEP _{AUXHFR} CO		_	0.3 ³	_	%

Note:

- 1. For devices with prod. rev. < 19, Typ = 7 MHz and Min/Max values not applicable.
- 2. For devices with prod. rev. < 19, Typ = 1 MHz and Min/Max values not applicable.
- 3. The TUNING field in the CMU_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

4.10.6 ULFRCO

Table 4.14. ULFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f _{ULFRCO}	25 °C, 3 V	0.7		1.75	kHz
Temperature coefficient	TC _{ULFRCO}		_	0.05	_	%/°C
Supply voltage coefficient	VC _{ULFRCO}		_	-18.2	_	%/V

4.11 Analog Digital Converter (ADC)

Table 4.15. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ADCIN}	Single-ended	0	_	V _{REF}	V
		Differential	-V _{REF} /2	_	V _{REF} /2	V
Input range of external reference voltage, single-ended and differential	V _{ADCREFIN}		1.25	_	V _{DD}	V
Input range of external negative reference voltage on channel 7	V _{ADCRE} - FIN_CH7	See V _{ADCREFIN}	0	_	V _{DD} - 1.1	V
Input range of external positive reference voltage on channel 6	V _{ADCRE} - FIN_CH6	See V _{ADCREFIN}	0.625	_	V _{DD}	V
Common mode input range	V _{ADCCMIN}		0	<u>—</u>	V _{DD}	V
Input current	I _{ADCIN}	2 pF sampling capacitors	_	<100	_	nA
Analog input common mode rejection ratio	CMRR _{ADC}		_	65	_	dB
Average active current	I _{ADC}	1 MSamples/s, 12-bit, external reference	_	351 ¹	_	μΑ
		10 kSamples/s 12-bit, internal 1.25 V reference, WARMUPMODE in ADCn_CTRL set to 0b00	_	67 ¹	_	μА
		10 kSamples/s 12-bit, internal 1.25 V reference, WARMUPMODE in ADCn_CTRL set to 0b01	_	63 ¹	_	μΑ
		10 kSamples/s 12-bit, internal 1.25 V reference, WARMUPMODE in ADCn_CTRL set to 0b10	_	64 ¹	_	μА
Input capacitance	C _{ADCIN}		_	2	_	pF
Input ON resistance	R _{ADCIN}		300		800	Ω
Input RC filter resistance	R _{ADCFILT}		_	10	_	kΩ
Input RC filter/decoupling capacitance	C _{ADCFILT}		_	250	_	fF
Input bias current	I _{ADCBIASIN}	VSS < VIN < VDD	-40	_	40	nA
Input offset current	I _{ADCOFFSE} - TIN	VSS < VIN < VDD	-40	_	40	nA
ADC clock frequency	f _{ADCCLK}		_	_	13	MHz
Conversion time	t _{ADCCONV}	6-bit	7	_	_	ADCCLK Cycles
		8-bit	11	_	_	ADCCLK Cycles
		12-bit	13	_	_	ADCCLK Cycles

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Acquisition time	t _{ADCACQ}	Programmable	1	_	256	ADCCLK Cycles	
Required acquisition time for VDD/3 reference	t _{AD-} CACQVDD3		2	_	_	μs	
Startup time of reference gen-	t _{ADCSTART}	NORMAL mode	_	5	_	μs	
erator and ADC core		KEEPADCWARM mode	_	1	_	μs	
Signal-to-Noise Ratio (SNR)	SNR _{ADC}	1 MSamples/s, 12-bit, single-ended, internal 1.25 V reference	_	59	_	dB	
		1 MSamples/s, 12-bit, single-ended, internal 2.5 V reference	_	63	_	dB	
		1 MSamples/s, 12-bit, single-ended, VDD reference		65	_	dB	
		1 MSamples/s, 12-bit, differential, internal 1.25 V reference	_	60	_	dB	
		1 MSamples/s, 12-bit, differential, internal 2.5 V reference	_	65	_	dB	
		1 MSamples/s, 12-bit, differential, 5 V reference	_	54	_	dB	
		1 MSamples/s, 12-bit, differential, VDD reference	_	67	_	dB	
			1 MSamples/s, 12-bit, differential, 2xVDD reference	_	69	_	dB
		200 kSamples/s, 12-bit, single- ended, internal 1.25 V reference	_	62	_	dB	
		200 kSamples/s, 12-bit, single- ended, internal 2.5 V reference	_	63	_	dB	
		200 kSamples/s, 12-bit, single- ended, VDD reference	_	67	_	dB	
		200 kSamples/s, 12-bit, differential, internal 1.25 V reference	_	63	_	dB	
		200 kSamples/s, 12-bit, differential, internal 2.5 V reference	_	66	_	dB	
		200 kSamples/s, 12-bit, differential, 5 V reference	_	66	_	dB	
		200 kSamples/s, 12-bit, differential, VDD reference	63	66	_	dB	
		200 kSamples/s, 12-bit, differential, 2xVDD reference	_	70	_	dB	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit							
Signal-to-Noise And Distortion Ratio (SINAD)	SINAD _{ADC}	1 MSamples/s, 12-bit, single-ended, internal 1.25 V reference	_	58	_	dB							
		1 MSamples/s, 12-bit, single-ended, internal 2.5 V reference	_	62	_	dB							
		1 MSamples/s, 12-bit, single-ended, VDD reference	_	64	_	dB							
		1 MSamples/s, 12-bit, differential, internal 1.25 V reference	_	60	_	dB							
		1 MSamples/s, 12-bit, differential, internal 2.5 V reference	_	64	_	dB							
		1 MSamples/s, 12-bit, differential, 5 V reference	_	54	_	dB							
		1 MSamples/s, 12-bit, differential, VDD reference	_	66	_	dB							
		1 MSamples/s, 12-bit, differential, 2xVDD reference	_	68	_	dB							
		200 kSamples/s, 12-bit, single- ended, internal 1.25 V reference	_	61	_	dB							
		200 kSamples/s, 12-bit, single- ended, internal 2.5 V reference	_	65	_	dB							
		200 kSamples/s, 12-bit, single- ended, VDD reference	_	66	_	dB							
		200 kSamples/s, 12-bit, differential, internal 1.25 V reference	_	63	_	dB							
		200 kSamples/s, 12-bit, differential, internal 2.5 V reference	_	66	_	dB							
									200 kSamples/s, 12-bit, differential, 5V reference	_	66	_	dB
					200 kSamples/s, 12-bit, differential, VDD reference	62	66	_	dB				
		200 kSamples/s, 12-bit, differential, 2xVDD reference	_	69	_	dB							

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious-Free Dynamic Range (SFDR)	SFDR _{ADC}	1 MSamples/s, 12-bit, single-ended, internal 1.25 V reference	_	64	_	dBc
		1 MSamples/s, 12-bit, single-ended, internal 2.5 V reference	_	76	_	dBc
		1 MSamples/s, 12-bit, single-ended, VDD reference	_	73	_	dBc
		1 MSamples/s, 12-bit, differential, internal 1.25 V reference	_	66	_	dBc
		1 MSamples/s, 12-bit, differential, internal 2.5 V reference	_	77	_	dBc
		1 MSamples/s, 12-bit, differential, VDD reference	_	76	_	dBc
		1 MSamples/s, 12-bit, differential, 2xVDD reference	_	75	_	dBc
		1 MSamples/s, 12-bit, differential, 5 V reference	_	69	_	dBc
		200 kSamples/s, 12-bit, single- ended, internal 1.25 V reference	_	75	_	dBc
		200 kSamples/s, 12-bit, single- ended, internal 2.5 V reference	_	75	_	dBc
		200 kSamples/s, 12-bit, single- ended, VDD reference	_	76	_	dBc
		200 kSamples/s, 12-bit, differential, internal 1.25 V reference	_	79	_	dBc
		200 kSamples/s, 12-bit, differential, internal 2.5 V reference	_	79	_	dBc
		200 kSamples/s, 12-bit, differential, 5 V reference	_	78	_	dBc
		200 kSamples/s, 12-bit, differential, VDD reference	68	79	_	dBc
		200 kSamples/s, 12-bit, differential, 2xVDD reference	_	79	_	dBc
Offset voltage	V _{ADCOFF} -	After calibration, single-ended	-3.5	0.3	3	mV
	SET	After calibration, differential	_	0.3	_	mV
Thermometer output gradient	TGRAD _{AD}		_	-1.92	_	mV/°C
	СТН		_	-6.3	_	ADC Co- des/°C
Differential non-linearity (DNL)	DNL _{ADC}	V _{DD} = 3.0 V, external 2.5 V reference	-1	±0.7	4	LSB
Integral non-linearity (INL), End point method	INL _{ADC}	V _{DD} = 3.0 V, external 2.5 V reference	_	±1.2	±3	LSB
Missing codes	MC _{ADC}		11.999 ²	12	_	bits
Gain error drift	GAIN _{ED}	1.25 V reference	_	0.01 ³	0.033 4	%/°C
		2.5 V reference	_	0.01 ³	0.03 4	%/°C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset error drift	OFFSET _{ED}	1.25 V reference	_	0.23	0.7 4	LSB/°C
		2.5 V reference	_	0.23	0.62 4	LSB/°C
VREF voltage	V _{REF}	1.25 V reference	1.2	1.25	1.3	V
		2.5 V reference	2.4	2.5	2.6	V
VREF voltage drift	V _{REF_VDRI}	1.25 V reference	-12.4	2.9	18.2	mV/V
		2.5 V reference, VDD > 2.5 V	-24.6	5.7	35.2	mV/V
VREF temperature drift	V _{REF_TDRIF}	1.25 V reference	-132	272	677	μV/°C
	Т	2.5 V reference	-231	545	1271	μV/°C
VREF current consumption	I _{VREF}	1.25 V reference	_	67	97	μA
		2.5 V reference	_	55	72	μA
ADC and DAC VREF match-	V _{REF_MATC}	1.25 V reference	_	99.85	_	%
ing	н	2.5 V reference	_	100.01	_	%

Note:

- 1. Includes required contribution from the voltage reference.
- 2. On the average every ADC will have one missing code, most likely to appear around 2048 +/- n*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbor codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full-scale input for chips that have the missing code issue.
- 3. Typical numbers given by abs(Mean) / (85 25).
- 4. Max number given by (abs(Mean) + 3x stddev) / (85 25).

The integral non-linearity (INL) and differential non-linearity (DNL) parameters are explained in the following figures.




Figure 4.14. Integral Non-Linearity (INL)






Figure 4.15. Differential Non-Linearity (DNL)


4.11.1 Typical Performance






1.25 V Reference


2.5 V Reference






2XVDDVSS Reference


5VDIFF Reference



V_{DD} Reference


Figure 4.16. ADC Frequency Spectrum, V_{DD} = 3 V, Temp = 25 °C






1.25 V Reference


2.5 V Reference






2XVDDVSS Reference


5VDIFF Reference



VDD Reference


Figure 4.17. ADC Integral Linearity Error vs Code, V_{DD} = 3 V, Temp = 25 °C






1.25 V Reference

2.5 V Reference





2XVDDVSS Reference

5VDIFF Reference






Figure 4.18. ADC Differential Linearity Error vs Code, V_{DD} = 3 V, Temp = 25 °C





Offset vs Supply Voltage, Temp = 25 °C

Offset vs Temperature, $V_{DD} = 3 V$

Figure 4.19. ADC Absolute Offset, Common Mode = $V_{DD}/2$




Figure 4.20. ADC Dynamic Performance vs Temperature for all ADC References, $V_{DD} = 3 \text{ V}$




Figure 4.21. ADC Temperature Sensor Readout

4.12 Digital Analog Converter (DAC)

Table 4.16. DAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output valtage region	\/	VDD voltage reference, single-ended	0	_	V_{DD}	V
Output voltage range	V _{DACOUT}	VDD voltage reference, differential	-V _{DD}	_	V_{DD}	V
Output common mode voltage range	V _{DACCM}		0	_	V _{DD}	V
		500 kSamples/s, 12 bit	_	400 ¹	_	μА
Active current including references for 2 channels	I _{DAC}	100 kSamples/s, 12 bit	_	200	_	μA
		1 kSamples/s 12 bit NORMAL	_	17	_	μA
Sample rate	SR _{DAC}		_	_	500	ksamples/s
		Continuous Mode	_	_	1000	kHz
DAC clock frequency	f _{DAC}	Sample/Hold Mode	_	_	250	kHz
		Sample/Off Mode	_	_	250	kHz
Clock cyckles per conversion	CYC _{DAC} -		_	2	_	
Conversion time	t _{DACCONV}		2	_	_	μs
Settling time	t _{DACSETTLE}		_	5	_	μs
	SNR _{DAC}	500 kSamples/s, 12 bit, single- ended, internal 1.25 V reference	_	58	_	dB
		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	_	59	_	dB
Signal to Noise Ratio (SNR)		500 kSamples/s, 12 bit, differential, internal 1.25 V reference	_	58	_	dB
		500 kSamples/s, 12 bit, differential, internal 2.5 V reference	_	58	_	dB
		500 kSamples/s, 12 bit, differential, V _{DD} reference	_	59	_	dB
		500 kSamples/s, 12 bit, single- ended, internal 1.25 V reference	-	57	_	dB
		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	_	54	_	dB
Signal to Noise-pulse Distortion Ratio (SNDR)	SNDR _{DAC}	500 kSamples/s, 12 bit, differential, internal 1.25 V reference	_	56	_	dB
		500 kSamples/s, 12 bit, differential, internal 2.5 V reference	_	53	_	dB
		500 kSamples/s, 12 bit, differential, V _{DD} reference	_	55	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		500 kSamples/s, 12 bit, single- ended, internal 1.25 V reference	_	62	_	dBc
Spurious-Free Dynamic Range(SFDR)		500 kSamples/s, 12 bit, single- ended, internal 2.5 V reference	_	56	_	dBc
	SFDR _{DAC}	500 kSamples/s, 12 bit, differential, internal 1.25 V reference	_	61	_	dBc
		500 kSamples/s, 12 bit, differential, internal 2.5 V reference	_	55	_	dBc
		500 kSamples/s, 12 bit, differential, V _{DD} reference	_	60	_	dBc
Official violations	V _{DACOFF} -	After calibration, single-ended	_	2	9	mV
Offset voltage	SET	After calibration, differential	_	2	_	mV
Differential non-linearity	DNL _{DAC}		_	±1	_	LSB
Integral non-linearity	INL _{DAC}		_	±5	_	LSB
No missing codes	MC _{DAC}		_	12	_	bits

Note:

^{1.} Measured with a static input code and no loading on the output.

4.13 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

Table 4.17. OPAMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain	_	370	460	μА
Active Current	I _{OPAMP}	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain	_	95	135	μА
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain	-	13	25	μА
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0	_	101	_	dB
Open Loop Gain	G _{OL}	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1	_	98	_	dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1	_	91	_	dB
Gain Bandwidth Product		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0	_	6.1	_	MHz
	GBW _{OPA}	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1	_	1.8	_	MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1	_	0.25	_	MHz
	PM _{OPAM}	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, C _L =75 pF	_	64	_	٥
Phase Margin		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, C _L =75 pF	_	58	_	٥
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C _L =75 pF	-	58	_	٥
Input Resistance	R _{INPUT}		_	100	_	ΜΩ
Load Resistance ¹	R _{LOAD}	OPA1ALT	_	1000	_	Ω
		OPA2	_	500	_	Ω
DC Load Current	I _{LOAD_DC}		_	_	11	mA
In most 1/1-16- m-		OPAxHCMDIS=0	V _{SS}	_	V _{DD}	V
Input Voltage	V _{INPUT}	OPAxHCMDIS=1	V _{SS}	_	V _{DD} -1.2	V
Output Voltage	V _{OUTPUT}		V _{SS}	_	V _{DD}	V
Input Offset Voltage	V	Unity Gain, V _{SS} <v<sub>in<v<sub>DD, OPAxHCMDIS=0</v<sub></v<sub>	-13	0	11	mV
	V _{OFFSET}	Unity Gain, V _{SS} <v<sub>in<v<sub>DD-1.2, OPAxHCMDIS=1</v<sub></v<sub>	_	1	_	mV
Input Offset Voltage Drift	V _{OFF} - SET_DRIF T		-	_	0.02	mV/°C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0	_	3.2	_	V/µs
Slew Rate	SR _{OPAM}	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1	_	0.8	_	V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1	_	0.1	_	V/µs
		V _{out} =1 V, RESSEL=0, 0.1 Hz <f<10 khz,="" opaxhcmdis="0</td"><td>_</td><td>101</td><td>_</td><td>μV_{RMS}</td></f<10>	_	101	_	μV _{RMS}
		V _{out} =1 V, RESSEL=0, 0.1 Hz <f<10 khz,="" opaxhcmdis="1</td"><td>_</td><td>141</td><td>_</td><td>μV_{RMS}</td></f<10>	_	141	_	μV _{RMS}
		V _{out} =1 V, RESSEL=0, 0.1 Hz <f<1 MHz, OPAxHCMDIS=0</f<1 	_	196	_	μV _{RMS}
Voltage Noise	N _{OPAMP}	V _{out} =1 V, RESSEL=0, 0.1 Hz <f<1 MHz, OPAxHCMDIS=1</f<1 	_	229	_	μV _{RMS}
Voltage (Volse	NOPAMP	RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>	_	1230	_	μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>	_	2130	_	μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>	_	1630	_	μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>	_	2590	_	μV _{RMS}

Note:

 $^{1.}R_{LOAD}$ is computed as the delta in measured output voltage at the op-amp output with and without the presence of a 100 μA load.




Figure 4.22. OPAMP Common Mode Rejection Ratio




Figure 4.23. OPAMP Positive Power Supply Rejection Ratio




Figure 4.24. OPAMP Negative Power Supply Rejection Ratio




Figure 4.25. OPAMP Voltage Noise Spectral Density (Unity Gain) $V_{out} = 1 V$





Figure 4.26. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)


4.14 Analog Comparator (ACMP)

Table 4.18. ACMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ACMPIN}		0	_	V _{DD}	V
ACMP common mode voltage range	V _{АСМРСМ}		0	_	V _{DD}	V
	I _{ACMP}	BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register	_	0.1	0.4	μА
Active current	I _{ACMPREF}	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	_	2.87	15	μА
	VACMPOFFSET	BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register	-	195	520	μА
Current consumption of internal voltage refer-	V _{ACMPHYST}	Internal voltage reference off. Using external voltage reference	_	0	_	μA
ence	R _{CSRES}	Internal voltage reference	_	5	_	μA
Offset voltage	tacmpstart	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
ACMP hysteresis		Programmable	_	17	_	mV
		CSRESSEL=0b00 in ACMPn_IN- PUTSEL	_	39	_	kΩ
Capacitive sense inter-		CSRESSEL=0b01 in ACMPn_IN- PUTSEL	-	71	_	kΩ
nal resistance		CSRESSEL=0b10 in ACMPn_IN- PUTSEL	-	104	_	kΩ
		CSRESSEL=0b11 in ACMPn_IN- PUTSEL	-	136	_	kΩ
Startup time			_	_	10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given below. $I_{ACMPREF}$ is zero if an external voltage reference is used: $I_{ACMPTOTAL} = I_{ACMP} = I_{ACMPREF}$





Current Consumption, HYSTEL = 4

Response Time




Figure 4.27. ACMP Characteristics, Vdd = 3 V, Temp = 25 °C, FULLBIAS = 0, HALFBIAS = 1

4.15 Voltage Comparator (VCMP)

Table 4.19. VCMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{VCMPIN}		_	V_{DD}	_	V
VCMP Common Mode voltage range	V _{VCMPC}		_	V_{DD}	_	V
		BIASPROG=0b0000 and HALF- BIAS=1 in VCMPn_CTRL register	_	0.3	0.6	μΑ
Active current	I _{VCMP}	BIASPROG=0b1111 and HALF- BIAS=0 in VCMPn_CTRL register. LPREF=0.	_	22	35	μА
Startup time reference generator	t _{VCMPRE}	NORMAL	_	10	_	μs
Officet voltage	V _{VCMPOF}	single-ended	_	10	_	mV
Offset voltage	FSET	Differential	_	10	_	mV
VCMP hysteresis	V _{VCMPHY} ST		_	61	210	mV
Startup time	t _{VCMPST}		_	_	10	μs

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation: $V_{DD\ Trigger\ Level}$ =1.667 V+0.034 ×TRIGLEVEL

4.16 I2C

Table 4.20. I2C Standard-Mode (Sm)

Parameter	Symbol	Min	Тур	Max	Unit
SCL clock frequency	f _{SCL}	0	_	100 ¹	kHz
SCL clock low time	t _{LOW}	4.7	_	_	μs
SCL clock high time	t _{HIGH}	4.0	_	_	μs
SDA set-up time	t _{SU,DAT}	250	_	_	ns
SDA hold time	t _{HD,DAT}	8	_	3450 ^{2, 3}	ns
Repeated START condition set-up time	t _{SU,STA}	4.7	_	_	μs
(Repeated) START condition hold time	t _{HD,STA}	4.0	_	_	μs
STOP condition set-up time	t _{SU,STO}	4.0	_	_	μs
Bus free time between a STOP and a START condition	t _{BUF}	4.7	_	-	μs

Note:

- 1. For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EZR32LG Reference Manual.
- 2. The maximum SDA hold time $(t_{HD,DAT})$ needs to be met only when the device does not stretch the low time of SCL (t_{LOW}) .
- 3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((3450 * 10⁻⁹ [s] * f_{HFPERCLK} [Hz]) 4).

Table 4.21. I2C Fast-Mode (Fm)

Parameter	Symbol	Min	Тур	Max	Unit
SCL clock frequency	f _{SCL}	0	_	400 ¹	kHz
SCL clock low time	t _{LOW}	1.3	_	_	μs
SCL clock high time	t _{HIGH}	0.6	_	_	μs
SDA set-up time	t _{SU,DAT}	100	_	_	ns
SDA hold time	t _{HD,DAT}	8	_	9002 , 3	ns
Repeated START condition set-up time	t _{SU,STA}	0.6	_	_	μs
(Repeated) START condition hold time	t _{HD,STA}	0.6	_	_	μs
STOP condition set-up time	t _{SU,STO}	0.6	_	_	μs
Bus free time between a STOP and a START condition	t _{BUF}	1.3	_	_	μs

Note:

- 1. For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EZR32LG Reference Manual.
- 2. The maximum SDA hold time (t_{HD,DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).
- 3. When transmitting data, this number is guaranteed only when $I2Cn_CLKDIV < ((900 * 10^{-9} [s] * f_{HFPERCLK} [Hz]) 4)$.

Table 4.22. I2C Fast-mode Plus (Fm+)

Symbol	Min	Тур	Max	Unit
f _{SCL}	0	_	1000 ¹	kHz
t _{LOW}	0.5	_	_	μs
t _{HIGH}	0.26	_	_	μs
t _{SU,DAT}	50	_	_	ns
t _{HD,DAT}	8	_	_	ns
t _{SU,STA}	0.26	_	_	μs
t _{HD,STA}	0.26	_	_	μs
t _{SU,STO}	0.26	_	_	μs
t _{BUF}	0.5	_	_	μs
	fscl tLOW tHIGH tSU,DAT tHD,DAT tSU,STA tHD,STA tSU,STO	fscl 0 tLOW 0.5 tHIGH 0.26 tsu,dat 50 tHD,DAT 8 tsu,sta 0.26 tHD,STA 0.26 tsu,sto 0.26	f _{SCL} 0 — t _{LOW} 0.5 — t _{HIGH} 0.26 — t _{SU,DAT} 50 — t _{HD,DAT} 8 — t _{SU,STA} 0.26 — t _{HD,STA} 0.26 — t _{SU,STO} 0.26 —	f _{SCL} 0 - 1000¹ t _{LOW} 0.5 - - t _{HIGH} 0.26 - - t _{SU,DAT} 50 - - t _{HD,DAT} 8 - - t _{SU,STA} 0.26 - - t _{HD,STA} 0.26 - - t _{SU,STO} 0.26 - -

Note:

4.17 Radio

All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at V_{DD} = 3.3 V and 25 °C unless otherwise stated. The data was collected while running off the internal RC oscillator (HFRCO).

^{1.} For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EZR32LG Reference Manual.

4.17.1 EZRadioPRO (R6x) DC Electrical Characteristics

Measured on direct-tie RF evaluation board.

Table 4.23. EZRadioPro DC Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	I _{shutdown}	RC Oscillator, Main Digital Regulator, and Low Power Digital Regulator OFF	_	30	4000	nA
	I _{standby}	Register values maintained and RC oscillator/WUT OFF	_	40	9000	nA
Power Saving Modes	I _{SleepRC}	RC Oscillator, Main Digital Regulator, and Low Power Digital Regulator OFF	_	740	10000	nA
Ç	I _{SleepXO}	Sleep current using an external 32 kHz crystal	_	1.7	_	μΑ
	I _{Sensor-LBD}	Low battery detector ON, register values maintained, and all other blocks OFF	_	1	_	μΑ
	I _{Ready}	Crystal Oscillator and Main Digital Regulator ON, all other blocks OFF	_	1.8	_	mA
Preamble Sense Mode Cur- rent		Duty cycing during preamble search, 1.2 kbps, 4 byte preamble	_	6	_	mA
	I _{psm}	Fixed 1s wakeup interval, 50 kbps, 5 byte preamble	_	10	_	μΑ
TUNE Mode Current	I _{TuneRX}	RX Tune, High Performance Mode	_	7.6	_	mA
TONE Mode Current	I _{TuneTX}	TX Tune, High Performance Mode	_	7.8	_	mA
RX Mode Current	I _{RXH}	High Performance Mode, 868 MHz, 40 kbps	_	13.7	22	mA
	I _{RXL}	Low Power Mode, 868 MHz, 40 kbps	_	11.1	_	mA
TX Mode Current (R69)	I _{TX_+20}	+20 dBm output power, class-E match, 915 MHz, 3.3 V	_	88	108	mA
17 Mode Current (Ros)	I _{TX_+13}	+13 dBm output power, class-E match, 868 MHz, 3.3 V	_	22	_	mA
	I	+20 dBm output power, class-E match, 915 MHz, 3.3 V	_	88	108	mA
TX Mode Current (R63, R68)	I _{TX_+20}	+20 dBm output power, square-wave match, 169 MHz, 3.3 V	_	69	80	mA
	I _{TX_+13}	+13 dBm output power, class-E match, 915 MHz, 3.3 V	_	44.5	60	mA
TX Mode Current (R60, R67)	I _{TX_+10}	+10 dBm output power, class-E match, 868/915 MHz, 3.3 V	_	19.7	_	mA
	I _{TX_+10}	+10 dBm output power, class-E match, 169 MHz, 3.3 V	_	18	_	mA
	I _{TX_+13}	+13 dBm output power, class-E match, 868/915 MHz, 3.3 V	_	22	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
TX Mode Current (R61)	I _{TX_+16}	+16 dBm output power, class-E match, 868 MHz, 3.3 V	_	43	55	mA
	I _{TX_+13}	+13 dBm output power, switched- current match, 868 MHz, 3.3 V	_	33.5	40	mA

4.17.2 EZRadioPRO (R6x) Synthesizer AC Electrical Characteristics

Table 4.24. EZRadioPro Synthensizer

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
			850	_	1050	MHz
Synthesizer Frequency Range	F _{SYN}		350		525	MHz
Synthesizer Frequency Range	' SYN		284		350	MHz
			142		175	MHz
	F _{RES-1050}	850–1050 MHz	_	28.6	_	Hz
	F _{RES-525}	420–525 MHz		14.3	_	Hz
Synthesizer Frequency Resolution	F _{RES-420}	350–420 MHz	_	11.4	_	Hz
	F _{RES-350}	283-350 MHz	_	9.5	_	Hz
	F _{RES-175}	142–175 MHz	_	4.7	_	Hz
Synthesizer Settling Time	t _{LOCK}	Measured from exiting Ready mode with XOSC running to any frequency. Including VCO Calibration.	_	50	_	μѕ
		ΔF = 10 kHz, 169 MHz, High Perf Mode	_	–117	-108	dBc/Hz
		∆F = 100 kHz, 169 MHz, High Perf Mode	_	-120	-115	dBc/Hz
		ΔF = 1 MHz, 169 MHz, High Perf Mode	_	-138	-135	dBc/Hz
Dhara Naisa		ΔF = 10 MHz, 169 MHz, High Perf Mode	_	-148	-143	dBc/Hz
Phase Noise	L (fM)	ΔF = 10 kHz, 915 MHz, High Perf Mode	_	-102	-94	dBc/Hz
		ΔF = 100 kHz, 915 MHz, High Perf Mode	_	-105	-97	dBc/Hz
		ΔF = 1 MHz, 915 MHz, High Perf Mode	_	-125	-122	dBc/Hz
		ΔF = 10 MHz, 915 MHz, High Perf Mode	_	-138	-135	dBc/Hz

4.17.3 EZRadioPRO (R6x) Receiver AC Electrical Characteristics

For PER tests, 48 preamble symbols, 4 byte sync word, 10 byte payload and CRC-32 was used.

Measured over 50000 bits using PN9 data sequence and data and clock on GPIOs. Sensitivity is expected to be better if reading data from packet handler FIFO especially at higher data rates.

Table 4.25. EZRadioPro Receiver AC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
			850	_	1050	MHz
RX Frequency Range	F _{RX}		350	_	525	MHz
KA Frequency Kange	' RX		284		350	MHz
			142	_	175	MHz
RX Sensitivity 169 MHz (R68, R67)3	P _{RX_0.1}	(BER < 0.1%) (100 bps, GFSK, BT = 0.5, Δf = ±100 Hz)	_	-133	_	dBm
RX Sensitivity 169 MHz (R60, R61, R63)3	P _{RX_0.5}	(BER < 0.1%) (500 bps, GFSK, BT = 0.5, Δf = ±250 Hz)	_	-129	_	dBm
	P _{RX_40}	(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, Δf = ±20 kHz)	_	-110.7	-108	dBm
	P _{RX_100}	(BER < 0.1%) (100 kbps, GFSK, BT = 0.5, Δf = ±50 kHz)	_	-106	-104	dBm
	P _{RX_125}	(BER < 0.1%) (500 kbps, GFSK, BT = 0.5, Δf = ±250 kHz)	_	-99	-96	dBm
RX Sensitivity 169 MHz (R60,	P _{RX_9.6}	(PER 1%) (9.6 kbps, 4GFSK, BT = 0.5, Δf = ±2.4 kHz)	_	-110	_	dBm
R61, R63, R67, R68)3	P _{RX_1M}	(PER 1%) (1 Mbps, 4GFSK, BT = 0.5, inner deviation = 83.3 kHz)	_	-89	_	dBm
	P _{RX_OOK}	(BER < 0.1%, 4.8 kbps, 350 kHz BW, OOK, PN15 data)	_	-110	-107	dBm
		(BER < 0.1%, 40 kbps, 350 kHz BW, OOK, PN15 data)	_	-103	-100	dBm
		(BER < 0.1%, 120 kbps, 350 kHz BW, OOK, PN15 data)	_	-97	-93	dBm
RX Sensitivity 915/868 MHz (R68, R67)3	P _{RX_0.1}	(BER < 0.1%) (100 bps, GFSK, BT = 0.5, Δf = ±100 Hz)	_	-132	_	dBm
RX Sensitivity 915 MHz (R60, R61, R63, R69)3	D	(BER < 0.1%) (500 bps, GFSK, BT = 0.5, Δf = ±250 Hz)	_	-127	_	dBm
RX Sensitivity 868 MHz (R60, R61, R63, R69)3	P _{RX_0.5}	(BER < 0.1%) (500 bps, GFSK, BT = 0.5, Δf = ±250 Hz)	_	-127	_	dBm
RX Sensitivity 868 MHz (R60, R61, R63, R67, R68, R69)3	D	(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, Δf = ±20 kHz)	_	-109.9	_	dBm
RX Sensitivity 915 MHz (R60, R61, R63, R67, R68, R69)3	P _{RX_40}	(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, Δf = ±20 kHz)	_	-109.4	_	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	P _{RX_100}	(BER < 0.1%) (100 kbps, GFSK, BT = 0.5, Δf = ±50 kHz)	_	-104	-102	dBm
	P _{RX_125}	(BER < 0.1%) (500 kbps, GFSK, BT = 0.5, Δf = ±250 kHz)	_	-97	-92	dBm
	P _{RX_9.6}	(PER 1%) (9.6 kbps, 4GFSK, BT = 0.5, Δf = ±2.4 kHz)	_	-110.6	_	dBm
RX Sensitivity 915/868 MHz (R60, R61, R63, R67, R68, R69)3	P _{RX_1M}	(PER 1%) (1 Mbps, 4GFSK, BT = 0.5, inner deviation = 83.3 kHz)	_	-88.7	_	dBm
		(BER < 0.1%, 4.8 kbps, 350 kHz BW, OOK, PN15 data)	_	-108	-104	dBm
	P _{RX_OOK}	(BER < 0.1%, 40 kbps, 350 kHz BW, OOK, PN15 data)	_	-101	-97	dBm
		(BER < 0.1%, 120 kbps, 350 kHz BW, OOK, PN15 data)	_	-96	-91	dBm
RX Channel Bandwidth (R60, R61, R63)	BW -		1.1	_	850	kHz
RX Channel Bandwidth (R68, R67)	DVV		0.2	_	850	kHz
RSSI Resolution	RES _{RSSI}	Valid from –110 dBm to -90 dBm	_	±0.5	_	dB
±1-Ch Offset Selectivity, 169 MHz	C/I _{1-CH}	Desired Ref Signal 3 dB above sensitivity, BER, <0.1%. Interferer is CW and desired is modulated with 2.4 kbps Δ F = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz, channel spacing = 12.5 kHz	_	-69	- 59	dB
±1-Ch Offset Selectivity, 450 MHz			_	-60	-50	dB
±1-Ch Offset Selectivity, 868 / 915 MHz			_	-52.5	-45	dB
Blocking 1 MHz Offset	1M _{BLOCK}	Desired Ref Signal 3 dB above sensitivity, BER, <0.1%. Interferer is CW and desired is modulated with 2.4 kbps ΔF = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz	_	- 79	-68	dB
Blocking 8 MHz Offset	8M _{BLOCK}		_	-86	- 75	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Image Rejection (IF = 468.75 kHz)		No image rejection calibration. Rejection at the image frequency. RF = 460 MHz	30	40	_	dB
		With image rejection calibration. Rejection at the image frequency. RF = 460 MHz	40	55	_	dB
	Im _{REJ}	No image rejection calibration. Rejection at the image frequency. RF = 915 MHz	30	45	_	dB
		With image rejection calibration. Rejection at the image frequency. RF = 915 MHz	40	52	_	dB
		No image rejection calibration. Rejection at the image frequency. RF = 169 MHz	35	45	_	dB
		With image rejection calibration. Rejection at the image frequency. RF = 169 MHz	45	60	_	dB

Note:

^{1.} When in HFXO mode sensitivity will degrade at multiples of HFXO crystal frequency. Values in data sheet do not include spurious channel values.

4.17.4 EZRadioPRO (R6x) Transmitter AC Electrical Characteristics

The maximum data rate is dependent on the XTAL frequency and is calculated as per the formula: Maximum Symbol Rate = Fxtal/60, where Fxtal is the XTAL frequency (typically 30 MHz).

Default API setting for modulation deviation resolution is double the typical value specified.

Output power is dependent on matching components and board layout.

Table 4.26. EZRadioPro Transmitter AC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
			850	_	1050	MHz
TX Frequency Range	F _{TX}		350	_	525	MHz
TA Frequency Nange	' IX		284	_	350	MHz
			142	_	175	MHz
(G)FSK Data Rate	DR _{FSK}		0.1	_	500	kbps
4(G)FSK Data Rate	DR _{4FSK}		0.2	_	1000	kbps
OOK Data Rate	DR _{OOK}		0.1	_	120	kbps
	∆f ₉₆₀	850–1050 MHz	_	1.5	_	MHz
	∆f ₅₂₅	420–525 MHz	_	750	_	kHz
Modulation Deviation Range	∆f ₄₂₀	350–420 MHz	_	600	_	kHz
	∆f ₃₅₀	283–350 MHz	_	500	_	kHz
	∆f ₁₇₅	142–175 MHz	_	250	_	kHz
	F _{RES-1050}	850–1050 MHz	_	28.6	_	Hz
	F _{RES-525}	420–525 MHz	_	14.3	_	Hz
Modulation Deviation Resolution	F _{RES-420}	350-420 MHz	_	11.4	_	Hz
	F _{RES-350}	283–350 MHz	_	9.5	_	Hz
	F _{RES-175}	142–175 MHz	_	4.7	_	Hz
Typical Output Power Range (R63)	P _{TX63}	Typical Output Power Range at 3.3 V with Class E mtch optimized for best PA efficiency	–20	_	+20	dBm
Typical Output Power Range (R61)	P _{TX61}	Typical Output Power Range at 3.3 V with Class E mtch optimized for best PA efficiency	-40		+16	dBm
Typical Output Power Range (R60)	P _{TX60}	Typical Output Power Range at 3.3 V with Class E mtch optimized for best PA efficiency	-20	_	+12.5	dBm
Typical Output Power Range (R68)	P _{TX68}	Typical Output Power Range at 3.3 V with Class E mtch optimized for best PA efficiency	-20	_	+20	dBm
Typical Output Power Range (R69)	P _{TX69}	Typical Output Power Range at 3.3 V with Class E mtch optimized for best PA efficiency	-20	_	+20	dBm
Typical Output Power Range (R67)	P _{TX67}	Typical Output Power Range at 3.3 V with Class E mtch optimized for best PA efficiency	-20	_	+12.5	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Power Variation (R63, R68, R69)		At 20 dBm PA power setting, 915 MHz, Class E match, 3.3 V, 25 °C	19	20	21	dBm
Output Power Variation (R60, R67)		At 10 dBm PA power setting, 915 MHz, Class E match, 3.3 V, 25 °C	9	10	11	dBm
Output Power Variation (R63, R68)		At 20 dBm PA power setting, 169 MHz, Square Wave match, 3.3 V, 25 °C	18.5	20	21	dBm
Output Power Variation (R60, R67)		At 10 dBm PA power setting, 169 MHz, Square Wave match, 3.3 V, 25 °C	9.5	10	10.5	dBm
TX RF Output Steps	△P _{RF_OUT}	Using switched current match within 6 dB of max power	_	0.25	0.4	dB
TX RF Output Level Variation vs. Temperature	ΔP _{RF_TEMP}	−40 to +85 °C	_	2.3	3	dB
TX RF Output Level Variation vs. Frequency	∆P- RF _{FREQ}	Measured across 902–928 MHz	_	0.6	1.7	dB
Transmit Modulation Filtering	B×T	Gaussian Filtering Bandwith Time Product	_	0.5	_	

4.17.5 EZRadioPRO (R6x) Radio Auxillary Block Specifications

Microcontroller clock frequency tested in production at 1 MHz, 30 MHz, 32 MHz, and 32.768 kHz. Other frequencies tested by bench characterization.

XTAL Range tested in production using an external clock source (similar to using a TCXO).

Table 4.27. EZRadioPro Auxiliary Block Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
XTAL Range	XTAL _{RANG}		25	-	32	MHz
30 MHz XTAL Start-Up Time	t _{30M}	Using XTAL and board layout in reference design. Start-up time will vary with XTAL type and board layout.	_	300	_	uS
30 MHz XTAL Cap Resolution	30M _{RES}		_	70	_	fF
32 kHz XTAL Start-Up Time	t _{32K}		_	2	_	sec
32 kHz Accuracy using Internal RC Oscillator	32KRC _{RES}		_	2500	_	ppm
POR Reset Time	t _{POR}		_	_	6	ms

4.17.6 EZRadio (R55) DC Electrical Characteristics

Table 4.28. EZRadio DC Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	I _{shutdown}	RC Oscillator, Main Digital Regulator, and Low Power Digital Regulator OFF	_	30	_	nA
Power Saving Modes	I _{standby}	Register values maintained	_	40	_	nA
	I _{Ready}	Crystal Oscillator and Main Digital Regulator ON, all other blocks OFF	_	1.8	_	mA
	I _{SPIActive}	SPI active state	_	1.5	_	mA
TUNE Mode Current	I _{TuneRX}	RX Tune	_	6.8	_	mA
TONE Mode Current	I _{TuneTX}	TX Tune	_	7.1	_	mA
RX Mode Current	I _{RX}	Measured at 40 kbps, 20 kHz deviation, 315 MHz	_	10.9	_	mA
TX Mode Current	1	+10 dBm output power, measured on direct tie RF evaluation board at 868 MHz	_	19	_	mA
	I _{TX}	+13 dBm output power, measured on direct tie RF evaluation board at 868 MHz	_	24	_	mA

4.17.7 EZRadio (R55) Synthesizer AC Electrical Characteristics

Table 4.29. EZRadio Synthensizer

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	F _{SYN}		284	_	350	MHz
Synthesizer Frequency Range			350	_	525	MHz
			850	_	960	MHz
Synthesizer Frequency Resolution	F _{RES-960}	850-960 MHz	_	114.4	_	Hz
	F _{RES-525}	420-525 MHz	_	57.2	_	Hz
	F _{RES-350}	283-350 MHz	_	38.1	_	Hz
Phase Noise		∆F = 10 kHz, 915 MHz	_	100	_	dBc/Hz
	L (fM)	∆F = 100 kHz, 915 MHz	_	102.1	_	dBc/Hz
		∆F = 1 MHz, 915 MHz	_	123.5	_	dBc/Hz
		∆F = 10 MHz, 915 MHz	_	136.6	_	dBc/Hz

4.17.8 EZRadio (R55) Receiver AC Electrical Characteristics

Table 4.30. EZRadio Receiver AC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
			284	_	350	MHz
RX Frequency Range	F _{RX}		350	_	525	MHz
			850	_	960	MHz
	P _{RX_2}	(BER < 0.1%) (2.4 kbps, GFSK, BT = 0.5, Δf = ±30 kHz, 114 kHz RX BW)	-	-115	_	dBm
	P _{RX_40}	(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, ∆f = ±25 kHz, 114 kHz RX BW)	_	-107.6	_	dBm
RX Sensitivity 915 MHz	P _{RX_128}	(BER < 0.1%) (128 kbps, GFSK, BT = 0.5, Δf = ±70 kHz, 305 kHz RX BW)	-	-102.4	_	dBm
	P _{RX_OOK}	(BER < 0.1%, 1 kbps, 185 kHz Rx BW, OOK, PN15 data)	_	-113.5	_	dBm
		(BER < 0.1%, 40 kbps, 185 kHz BW, OOK, PN15 data)	_	-102.7	_	dBm
RX Channel Bandwidth	BW		40	_	850	kHz
RSSI Resolution	RES _{RSSI}	Valid from -110 dBm to -90 dBm	_	±0.5	_	dB
±1-Ch Offset Selectivity	C/I _{1-CH}	Desired Ref Signal 3 dB above sensitivity, BER, <0.1%. Interferer is CW and desired is modulated with 1.2 kbps △F = 5.2 kHz GFSK with BT = 0.5, RX channel BW = 58 kHz, channel spacing = 100 kHz	-	-50	-	dB
±2-Ch Offset Selectivity	C/I _{2-CH}		_	-56	_	dB
Blocking 200 kHz−1 MHz	200K _{BLOCK}	Desired Ref Signal 3 dB above sensitivity, BER, <0.1%. Interferer is CW and desired is modulated with 1.2 kbps $\Delta F = 5.2$ kHz GFSK with BT = 0.5, RX channel BW = 58 kHz	-	-56	_	dB
Blocking 1 MHz Offset	1M _{BLOCK}		_	-71	_	dB
Blocking 8 MHz Offset	8M _{BLOCK}		_	-71	_	dB
Image Rejection	Im _{REJ}	Rejection at the image frequency IF = 468 kHz	_	40	_	dB

Note:

1. When in HFXO mode sensitivity will degrade at multiples of HFXO crystal frequency. Values in data sheet do not include spurious channel values.

4.17.9 EZRadio (R55) Transmitter AC Electrical Characteristics

The maximum data rate is dependent on the XTAL frequency and is calculated as per the formula: Maximum Symbol Rate = Fxtal/60, where Fxtal is the XTAL frequency (typically 30 MHz).

Conducted measurements based on RF evaluation board. Output power and emissions specifications are dependent on transmit frequency, matching components, and board layout.

Table 4.31. EZRadio Transmitter AC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
TX Frequency Range			284	_	350	MHz
	F _{TX}		350	_	525	MHz
			850	_	960	MHz
(G)FSK Data Rate	DR _{FSK}		1.0	_	500	kbps
OOK Data Rate	DR _{OOK}		0.5	_	120	kbps
	∆ f 960	850-960 MHz	_	_	500	kHz
Modulation Deviation Range	∆ f ₅₂₅	350-525 MHz	_	_	500	kHz
	∆f ₃₅₀	284-350 MHz	_	_	500	kHz
	F _{RES-960}	850-960 MHz	_	114.4	_	Hz
Modulation Deviation Resolu-	F _{RES-525}	420-525 MHz	_	57.2	_	Hz
tion	F _{RES-420}	350-420 MHz	_	45.6	_	Hz
	F _{RES-350}	284-350 MHz	_	38.1	_	Hz
Output Power Range	P _{TX}	Measured at 434 MHz, 3.3 V, Class E match	-20	_	+13	dBm
TX RF Output Steps	△P _{RF_OUT}	Using switched current match within 6 dB of max power	_	0.25	_	dB
TX RF Output Level Variation vs. Temperature	ΔP _{RF_TEMP}	-40 to +85 °C	_	2.3	_	dB
TX RF Output Level Variation vs. Frequency	∆P- RF _{FREQ}	Measured across 902-928 MHz	_	0.6	_	dB
Transmit Modulation Filtering	B×T	Gaussian Filtering Bandwith Time Product	_	0.5	_	

4.17.10 EZRadio (R55) Radio Auxiliary Block Specifications

XTAL Range tested in production using an external clock source (similar to using a TCXO).

Microcontroller clock frequency tested in production at 1 MHz, 30 MHz, 32 MHz, and 32.768 kHz. Other frequencies tested by bench characterization.

Table 4.32. EZRadio Auxilliary Block Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
XTAL Range	XTAL _{RANG}		25		32	MHz
	E					
30 MHz XTAL Start-Up Time	t _{30M}	Using XTAL and board layout in reference design. Start-up time will vary with XTAL type and board layout.	-	300	_	us
30 MHz XTAL Cap Resolution	30M _{RES}		_	70	_	Ff
POR Reset Time	t _{POR}		_	_	6	ms

4.17.11 Radio Digital I/O Specification

6.7 ns is typical for GPIO0 rise time.

Assuming V_{DD} = 3.3 V, drive strength is specified at V_{OH} (min) = 2.64 V and Vol(max) = 0.66 V at room temperature.

2.4 ns is typical for GPIO0 fall time.

Table 4.33. EZRadio/Pro Digital I/O Specification

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Rise Time	T _{RISE}	$0.1 \times V_{DD}$ to $0.9 \times V_{DD}$, $C_L = 10 \text{ pF}$, DRV<1:0> = LL	_	2.3	_	ns
Fall Time	T _{FALL}	$0.9 \times V_{DD}$ to $0.1 \times V_{DD}$, $C_L = 10 \text{ pF}$, $DRV<1:0> = LL$	_	2	_	ns
Input Capacitance	C _{IN}		_	2	_	pF
Logic High Level Input Volt- age	V _{IH}		V _{DD_RF} x 0.7	-	_	V
Logic Low Level Input Voltage	V _{IL}		_	_	V _{DD_RF} x 0.3	V
Input Current	I _{IN}	0 <v<sub>IN< VDD</v<sub>	-1	-	1	uA
Input Current If Pullup is Activated	I _{INP}	V _{IL} = 0 V	1	-	4	uA
Drive Strength for Output	I _{OmaxLL}	DRV[1:0] = LL	_	6.66	_	mA
	I _{OmaxLH}	DRV[1:0] = LH	_	5.03	_	mA
Low Level3	I _{OmaxHL}	DRV[1:0] = HL	_	3.16	_	mA
	I _{OmaxHH}	DRV[1:0] = HH	_	1.13	_	mA
Drive Strength for Output	I _{OmaxLL}	DRV[1:0] = LL	_	5.75	_	mA
	I _{OmaxLH}	DRV[1:0] = LH	_	4.37	_	mA
High Level3	I _{OmaxHL}	DRV[1:0] = HL	_	2.73	_	mA
	I _{OmaxHH}	DRV[1:0] = HH	_	0.96	_	mA
	I _{OmaxLL}	DRV[1:0] = LL	_	2.53	_	mA
Drive Strength for Output High Level for GPIO3	I _{OmaxLH}	DRV[1:0] = LH	_	2.21	_	mA
	I _{OmaxHL}	DRV[1:0] = HL	_	1.7	_	mA
	I _{OmaxHH}	DRV[1:0] = HH	_	0.80	_	mA
Logic High Level Output Voltage	V _{OH}	DRV[1:0] = HL	V _{DD_RF} x 0.8	-	_	V
Logic Low Level Output Voltage	V _{OL}	DRV[1:0] = HL	_	_	V _{DD_RF} x 0.2	V

4.18 Digital Peripherals

Table 4.34. Digital Peripherals

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
USART current	I _{USART}	USART idle current, clock enabled	_	4.0	_	μΑ/MHz
UART current	I _{UART}	UART idle current, clock enabled	_	3.8	_	μΑ/MHz
LEUART current	I _{LEUART}	LEUART idle current, clock enabled	_	194	_	nA
I2C current	I _{I2C}	I2C idle current, clock enabled	_	7.6	_	μΑ/MHz
TIMER current	I _{TIMER}	TIMER_0 idle current, clock enabled	_	6.5	_	μΑ/MHz
LETIMER current	I _{LETIMER}	LETIMER idle current, clock enabled	_	86	_	nA
PCNT current	I _{PCNT}	PCNT idle current, clock enabled	_	91	_	nA
RTC current	I _{RTC}	RTC idle current, clock enabled	_	55	_	nA
AES current	I _{AES}	AES idle current, clock enabled	_	1.8	_	μΑ/MHz
GPIO current	I _{GPIO}	GPIO idle current, clock enabled	_	3.4	_	μΑ/MHz
PRS current	I _{PRS}	PRS idle current	_	3.9	_	μΑ/MHz
DMA current	I _{DMA}	Clock enable	_	10.9	_	μΑ/MHz

5. Pinout and Package

Note: Refer to the application note, AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations, for guide-lines on designing Printed Circuit Boards (PCB's) for the EZR32LG230.

5.1 Pinout

The EZR32LG230 pinout is shown in below. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.1. Pinout (top view, not to scale)

5.2 Pin Descriptions

Table 5.1. Device Pinout

QFN	64 Pin# and Name		Pin Alternate Funct	ionality / Description								
Pin #	Pin Name	Analog	Timers	Communication	Other							
0	VSS	Ground.										
1	NC	No connect.	No connect.									
2	RXP	Differential RF Input Pin of	f the LNA. See application	schematic for example mate	ching network.							
3	RXN	Differential RF Input Pin of	f the LNA. See application	schematic for example mate	ching network.							
4	TX_13/16	Transmit Output Pin (+13 dBm or +16 dBm) for R55, R60, R61, R67 and R69 variants. The PA output is an open-drain connection, so the L-C match must supply VDD (+3.3 VDC nominal) to this pin. Pin is DNC on the +20 dBm parts.										
5	TX_20		Transmit Output Pin (+20 dBm) for R63, R68 and R69 variants. The PA output is an open-drain connection, so the L-C match must supply VDD (+3.3 VDC nominal) to this pin. Pin is DNC on the +13 dBm parts.									
6	NC	No connect.										
7	RFVDD_2	+1.8 to +3.6 V Supply Volt voltage is +3.3 V.	age Input to Internal Regu	llators for the Radio. The rec	commended VDD supply							
8	TXRAMP	Programmable Bias Outpu	ut with Ramp Capability for	External FET PA.								
9	RFVDD_1	+1.8 to +3.6 V Supply Voltage Input to Internal Regulators for the Radio. The recommended VDD supply voltage is +3.3 V.										
10	PA0 ¹		TIM0_CC0 #0/1/4	LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 GPIO_EM4WU0 RF_GPIO0							
11	PA1 ¹		TIM0_CC1 #0/1	12C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0 RF_GPIO1							
12	IOVDD_0	Digital IO power supply 0.										
13	PB3		PCNT1_S0IN #1	US2_TX #1								
14	PB4		PCNT1_S1IN #1	US2_RX #1								
15	PB5			US2_CLK #1								
16	PB6			US2_CS #1								
17	PB7	LFXTAL_P	TIM1_CC0 #3	USRF0_TX #4								
18	PB8	LFXTAL_N	TIM1_CC1 #3	USRF0_RX #4								
19	PA12		TIM2_CC0 #1									
20	PA13		TIM2_CC1 #1									
21	PA14		TIM2_CC2 #1									
22	RESETn	Reset input, active low.To during reset, and let the in		ource to this pin, it is required reset is released.	d to only drive this pin low							
23	PB11		TIM1_CC2 #3 LE- TIM0_OUT0 #1									
24	AVDD_1	Analog power supply 1.										

QFN	64 Pin# and Name		Pin Alternate Functi	ionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
25	PB13	HFXTAL_P		LEU0_TX #1	
26	PB14	HFXTAL_N		LEU0_RX #1	
27	IOVDD_3	Digital IO power supply 3.			
28	AVDD_0	Analog power supply 0.			
29	PD0	ADC0_CH0 OPAMP_OUT2 #1	PCNT2_S0IN #0	US1_TX #1	
30	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT	TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2
31	PD2	ADC0_CH2	TIM0_CC1 #3	US1_CLK #1	DBG_SWO #3
32	PD3	ADC0_CH3 OPAMP_N2	TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2
33	PD4	ADC0_CH4 OPAMP_P2		LEU0_TX #0	ETM_TD2 #0/2
34	PD5	ADC0_CH5 OPAMP_OUT2 #0		LEU0_RX #0	ETM_TD3 #0/2
35	PD6	ADC0_CH6 DAC0_P1 / OPAMP_P1	TIM1_CC0 #4 LE- TIM0_OUT0 #0 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	ACMP0_O #2 ETM_TD0 #0 BOOT_RX
36	PD7	ADC0_CH7 DAC0_N1 / OPAMP_N1	TIM1_CC1 #4 LE- TIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 ACMP1_O #2 ETM_TCLK #0 BOOT_TX
37	PD8	BU_VIN			CMU_CLK1 #1
38	PC6	ACMP0_CH6		LEU1_TX #0 I2C0_SDA #2	LES_CH6 #0 ETM_TCLK #2
39	PC7	ACMP0_CH7		LEU1_RX #0 I2C0_SCL #2	LES_CH7 #0 ETM_TD0 #2
40	VDD_DREG	Power supply for on-chip v	oltage regulator.		
41	DEC_0	Decouple output for on-chi	ip voltage regulator.		
42	PE0		TIM3_CC0 #1 PCNT0_S0IN #1	U0_TX #1 I2C1_SDA #2	
43	PE1		TIM3_CC1 #1 PCNT0_S1IN #1	U0_RX #1 I2C1_SCL #2	
44	PE2	BU_VOUT	TIM3_CC2 #1	U1_TX #3	ACMP0_O #1
45	PE3	BU_STAT		U1_RX #3	ACMP1_O #1
46	PC12	ACMP1_CH4 DAC0_OUT1ALT #0/ OPAMP_OUT1ALT		U1_TX #0	CMU_CLK0 #1 LES_CH12 #0
47	PC13	ACMP1_CH5 DAC0_OUT1ALT #1/ OPAMP_OUT1ALT	TIM0_CDTI0 #1/3 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0	U1_RX #0	LES_CH13 #0
48	PC14	ACMP1_CH6 DAC0_OUT1ALT #2/ OPAMP_OUT1ALT	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	U0_TX #3	LES_CH14 #0

QFN	64 Pin# and Name		Pin Alternate Functi	onality / Description						
Pin #	Pin Name	Analog	Timers	Communication	Other					
49	PC15	ACMP1_CH7 DAC0_OUT1ALT #3/ OPAMP_OUT1ALT	TIM0_CDTI2 #1/3 TIM1_CC2 #0	U0_RX #3	LES_CH15 #0 DBG_SWO #1					
50	PF0		TIM0_CC0 #5 LE- TIM0_OUT0 #2	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0/1/2/3					
51	PF1		TIM0_CC1 #5 LE- TIM0_OUT1 #2	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0/1/2/3 GPIO_EM4WU3					
52	PF2		TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4					
53	PF3		TIM0_CDTI0 #2/5		PRS_CH0 #1					
54	PF4		TIM0_CDTI1 #2/5		PRS_CH1 #1					
55	PF12									
56	PF5		TIM0_CDTI2 #2/5		PRS_CH2 #1					
57	IOVDD_5	Digital IO power supply 5.								
58	PF6		TIM0_CC0 #2							
59	PF7		TIM0_CC1 #2							
60	PF8		TIM0_CC2 #2							
61	XOUT	EZRadio peripheral crysta driving the XIN pin with an		to an external 26/30 MHz o	crystal or leave floating if					
62	XIN	EZRadio peripheral crystal oscillator input. Connect to an external 26/30 MHz crystal or to an external clock source. If using an external clock source with no crystal, DC coupling with a nominal 0.8 VDC level is recommended with a minimum AC amplitude of 700 mVpp. Refer to <i>AN785</i> for more details about using an external clock source.								
63	GPIO2	General Purpose Digital I/O for the radio. May be configured to perform various EZRadio functions, including Clock Output, FIFO Status, POR, Wake-up Timer, TRSW, AntDiversity control, etc.								
64	GPIO3		General Purpose Digital I/O for the radio. May be configured to perform various EZRadio functions, including Clock Output, FIFO Status, POR, Wake-up Timer, TRSW, AntDiversity control, etc.							

Note:

^{1.} General Purpose Digital I/O for the radio. May be configured to perform various EZRadio functions, including Clock Output, FIF-OStatus, POR, Wake-up Timer, TRSW, AntDiversity control, etc.

5.3 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do no have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to the LOCATION 0.

Table 5.2. Alternate functionality overview

Alternate			LOC	ATION			
Functionality	0	1	2	3	4	5	Description
ACMP0_CH6	PC6						Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7						Analog comparator ACMP0, channel 7.
ACMP0_O		PE2	PD6				Analog comparator ACMP0, digital output.
ACMP1_CH4	PC12						Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13						Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14						Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15						Analog comparator ACMP1, channel 7.
ACMP1_O	PF2	PE3	PD7				Analog comparator ACMP1, digital output.
ADC0_CH0	PD0						Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1						Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2						Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3						Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4						Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5						Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6						Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7						Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PD6						Bootloader RX.
BOOT_TX	PD7						Bootloader TX.
BU_STAT	PE3						Backup Power Domain status, whether or not the system is in backup mode
BU_VIN	PD8						Battery input for Backup Power Domain
BU_VOUT	PE2						Power output for Backup Power Domain
CMU_CLK0		PC12	PD7				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8					Clock Management Unit, clock output number 1.

Alternate			LOC	ATION			
Functionality	0	1	2	3	4	5	Description
DAC0_N1 / OPAMP_N1	PD7						Operational Amplifier 1 external negative input.
OPAMP_N2	PD3						Operational Amplifier 2 external negative input.
DAC0_OUT1ALT / OPAMP_OUT1AL T	PC12	PC13	PC14	PC15	PD1		Digital to Analog Converter DAC0_OUT1ALT /OPAMP alternative output for channel 1.
OPAMP_OUT2	PD5	PD0					Operational Amplifier 2 output.
DAC0_P1 / OPAMP_P1	PD6						Operational Amplifier 1 external positive input.
OPAMP_P2	PD4						Operational Amplifier 2 external positive input.
							Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0	PF0	PF0			Note that this function is enabled to pin out of reset, and has a built-in pull down.
							Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1	PF1	PF1			Note that this function is enabled to pin out of reset, and has a built-in pull up.
							Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15	PD1	PD2			Note that this function is not enabled after reset, and must be enabled by software to be used.
ETM_TCLK	PD7		PC6				Embedded Trace Module ETM clock .
ETM_TD0	PD6		PC7				Embedded Trace Module ETM data 0.
ETM_TD1	PD3		PD3				Embedded Trace Module ETM data 1.
ETM_TD2	PD4		PD4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5		PD5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0						Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1						Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2						Pin can be used to wake the system up from EM4
HFXTAL_N	PB14						High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13						High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7			PF1	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6			PF0	I2C0 Serial Data input / output.
I2C1_SCL			PE1				I2C1 Serial Clock Line input / output.
I2C1_SDA			PE0				I2C1 Serial Data input / output.
LES_CH6	PC6						LESENSE channel 6.
LES_CH7	PC7						LESENSE channel 7.
LES_CH12	PC12						LESENSE channel 12.
LES_CH13	PC13						LESENSE channel 13.
LES_CH14	PC14						LESENSE channel 14.

Alternate			LOC	ATION			
Functionality	0	1	2	3	4	5	Description
LES_CH15	PC15						LESENSE channel 15.
LETIMO_OUTO	PD6	PB11	PF0				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7		PF1				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14		PF1	PA0		LEUART0 Receive input.
LEU0_TX	PD4	PB13		PF0	PF2		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7						LEUART1 Receive input.
LEU1_TX	PC6						LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8						Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7						Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13	PE0		PD6			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14	PE1		PD7			Pulse Counter PCNT0 input number 1.
PCNT1_S0IN		PB3					Pulse Counter PCNT1 input number 0.
PCNT1_S1IN		PB4					Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0						Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1						Pulse Counter PCNT2 input number 1.
PRS_CH0	PA0	PF3					Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1	PF4					Peripheral Reflex System PRS, channel 1.
PRS_CH2		PF5					Peripheral Reflex System PRS, channel 2.
RF_GPIO0	PA0						RF GPIO0.
RF_GPIO1	PA1						RF GPIO1.
TIM0_CC0	PA0	PA0	PF6	PD1	PA0	PF0	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2		PF1	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2			PF8	PD3		PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0		PC13	PF3	PC13		PF3	Timer 0 Complimentary Deat Time Insertion channel 0.
TIM0_CDTI1		PC14	PF4	PC14		PF4	Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2		PC15	PF5	PC15		PF5	Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0	PC13			PB7	PD6		Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14			PB8	PD7		Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15			PB11	PC13		Timer 1 Capture Compare input / output channel 2.
TIM2_CC0		PA12					Timer 2 Capture Compare input / output channel 0.
TIM2_CC1		PA13					Timer 2 Capture Compare input / output channel 1.
TIM2_CC2		PA14					Timer 2 Capture Compare input / output channel 2.
TIM3_CC0		PE0					Timer 3 Capture Compare input / output channel 0.
TIM3_CC1		PE1					Timer 3 Capture Compare input / output channel 1.

Alternate			LOC				
Functionality	0	1	2	3	4	5	Description
TIM3_CC2		PE2					Timer 3 Capture Compare input / output channel 2.
U0_RX		PE1		PC15			UART0 Receive input.
U0_TX		PE0		PC14			UART0 Transmit output. Also used as receive input in half duplex communication.
U1_RX	PC13			PE3			UART1 Receive input.
U1_TX	PC12			PE2			UART1 Transmit output. Also used as receive input in half duplex communication.
US1_CLK		PD2	PF0				USART1 clock input / output.
US1_CS		PD3	PF1				USART1 chip select input / output.
							USART1 Asynchronous Receive.
US1_RX		PD1	PD6				USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX		PD0	PD7				USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave In-
							put (MOSI).
US2_CLK		PB5					USART2 clock input / output.
US2_CS		PB6					USART2 chip select input / output.
							USART2 Asynchronous Receive.
US2_RX		PB4					USART2 Synchronous mode Master Input / Slave Output (MISO).
1100 71/		DD 0					USART2 Asynchronous Transmit.Also used as receive input in half duplex communication.
US2_TX		PB3					USART2 Synchronous mode Master Output / Slave Input (MOSI).
							USARTRF0 Asynchronous Receive.
USRF0_RX					PB8		USARTRF0 Synchronous mode Master Input / Slave Output (MISO).
LIODEO TY					DD7		USARTRF0 Asynchronous Transmit.Also used as receive input in half duplex communication.
USRF0_TX					PB7		USARTRF0 Synchronous mode Master Output / Slave Input (MOSI).

5.4 GPIO Pinout Overview

The specific GPIO pins available in EZR32LG230 are shown in the GPIO pinout table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port in indicated by a number from 15 down to 0.

Table 5.3. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A		PA14	PA13	PA12												
Port B		PB14	PB13		PB11			PB8	PB7	PB6	PB5	PB4	PB3			
Port C	PC15	PC14	PC13	PC12					PC7	PC6						
Port D								PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E													PE3	PE2	PE1	PE0
Port F				PF12				PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

5.5 Opamp Pinout Overview

The specific opamp terminals available in EZR32LG230 are shown in Opamp pinout figure.




Figure 5.2. Opamp Pinout

5.6 QFN64 Package




Figure 5.3. QFN64

Note:

Symbol

Min

Nom

Max

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

b

0.30

9.10

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

A3

0.20

REF

- 3. This drawing conforms to JEDEC outline MO-220 except for custom features D2, E2, L, Z, and Y which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

D/E D2/E2 K bbb R aaa CCC ddd eee fff 0.18 8.90 6.80 0.30 0.09 0.20 0.50 0.25 9.00 6.90 0.15 0.10 0.10 0.05 0.08 0.10 0.40 **BSC**

Table 5.4. QFN64 (Dimensions in mm)

The QFN64 Package uses Matte Tin plated leadframe. All EZR32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

0.50

0.14

For additional Quality and Environmental information, see: http://www.silabs.com/support/quality/pages/default.aspx

7.00

A1

0.00

0.02

0.05

Α

0.80

0.85

0.90

6. PCB Layout and Soldering

6.1 Recommended PCB Layout




Figure 6.1. PCB Land Pattern

Table 6.1. PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dimension (mm)
S1	7.93
S	7.93
L1	7.00
W1	7.00
е	0.50
W	0.26
L	0.84

Symbol Dimension (mm)

Note:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 4x4 array of 1.45 mm square openings on a 1.25 mm pitch should be used for the center ground pad.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

7. Top Marking

The top marking is illustrated and explained below.



Mark Method:	Laser								
Logo Size:	Top center								
Font Size:	0.71 mm								
	Left-Justified								
Line 1 Marking:	FFFFFFFFF = Family Part Number (EZR32)EZR32	Refer to the line marking instruction from assembly PO.							
Line 2 Marking:	PPPPPPPPP = Part Number • P ₁ P ₂ : LG = Leopard Gecko • P ₃ P ₄ P ₅ : 230 (non USB) • P ₆ P ₇ : Flash Size • FE = 64 • FF = 128 • FG = 256	 P₈P₉: Radio 55 = EZRadio +13 dBm, -116 sensitivity 60 = EZRadioPRO +13 dBm, -129 sensitivity 61 = EZRadioPRO +16 dBm, -129 sensitivity 63 = EZRadioPRO +20 dBm, -129 sensitivity 67 = EZRadioPRO +13 dBm, -133 sensitivity 68 = EZRadioPRO +20 dBm, -133 sensitivity 69 = EZRadioPRO +13 & 20 dBm, -133 sensitivity P₁₀: Temperature Range G = -40 — 85 °C 							
Line 3 Marking:	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.							
	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order from assembly PO.							
Line 4 Marking:	Circle = 1.3 mm diameter; center justified	"e3" Pb-Free Symbol							
	Gecko Logo; right justified	Gecko Logo height = 1.90 mm							

8. Revision History

8.1 Revision History

Revision 2.0

November, 2019

- · Updated Ordering Information for the release of revision C devices.
- Removed content documented in RFI database:
 - · Environmental Table from the Electrical Specifications chapter.
 - · Moisture Sensitivity Level in the Soldering Information section.
- Updated operational amplifier (OPAMP) R_{LOAD} specification, changed value from a minimum to a typical, and added a note explaining how the parameter is derived.
- Operational amplifier pinout figure updated to show device-specific terminal availability.
- · In GPIO Electrical Specifications:
 - Reduced maximum input leakage current (I_{IOLEAK}).
 - Added upper limit for pulse width of pulses to be removed by the glitch suppression filter (t_{IOGLITCH}).
- In LFXO Electrical Specifications:
 - · Replaced "energyAware Designer" with "Configurator tool".
 - Added (min, max) specifications for Supported nominal crystal Frequency oscillation (f_{LFXO}).
 - Updated typical specification for start-up time (t_{LFXO}).
- In Analog Digital Converter (ADC) Electrical Specifications:
 - · Updated test conditions, updated specifications, and added footnote for average active current (IADC).
 - Removed ADC internal voltage reference (IADREF).
 - Updated ADC input ON resistance (RADCIN).
 - Added input bias current (I_{ADCBIASIN}).
 - Added input offset current (I_{ADCOFFSETIN}).
 - Added test condition information for Acquisition time (t_{ADCACQ}), Startup time of reference generator and ADC core (t_{ADCSTART}),
 Differential non-linearity (DNL_{ADC}) and Integral non-linearity (INL_{ADC}).
 - Updated missing codes parameter (MC_{ADC}).
 - Added VREF output voltage (V_{REF}), VREF voltage drift (V_{REF_VDRIFT}), VREF temperature drift (V_{REF_TDRIFT}), VREF current consumption (I_{VREF}) and ADC and DAC VREF matching (V_{REF_MATCH}).
- · In Operational Amplifier (OPAMP) Electrical Specifications:
 - Updated the load resistance (R_{LOAD}).
- In Radio Electrical Specifications:
 - Added R69 content.
 - · Added footnote in EZRadioPro Receiver AC Electrical Characteristics tables.
- · Updated PCB Land Pattern Dimensions table to fix typographical error.
- · New formatting throughout.
- Updated P₃P₄P₅ in Line 2 Marking from "220" to "230" in Top Marking.

Revision 1.1

- · Updated OPNs in Ordering section.
- USART0 in Configuarion Summary table changed to USARTRF0.
- Sleep current corrected from 40 nA to 20 nA.
- · Number of operational amplifiers corrected from 3 to 2.
- Added "EZRadio and EZRadioPRO Transceivers GPIO Configuration" section.
- Updated Table 5.1 Device Pinout: Revised Pin 10, Pin 11, Pin 61, and Pin 62
- Updated Table 5.2 Alternate Functionality Overview: Removed GPIO0 and GPIO1
- Revised Top Marking Table: Corrected Line 2 Marking row
- Updated Section 5.6 (QFN64 Package) and Table 5.4 (QFN64 package dimensions)*
- Updated Section 6.1—PCB Land Pattern Dimensions*
- * This revision reflects the actual package dimension that is in production and affects the documentation only. There is no change to the package/product.

Revision 1.0

· Initial full production revision











Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs p

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.