## 8-Channel Fault-Protected Analog Multiplexer

## FEATURES

Low on resistance ( $\mathbf{3 0 0} \Omega$ typical)
Fast switching times
ton: $\mathbf{2 5 0}$ ns maximum
$t_{\text {off: }} \mathbf{2 5 0} \mathbf{n s}$ maximum
Low power dissipation ( 3.3 mW maximum)
Fault and overvoltage protection ( -40 V to +55 V )
All switches off with power supply off
Analog output of on channel clamped within power
supplies if an overvoltage occurs
Latch-up proof construction
Break-before-make construction
TTL and CMOS compatible inputs

## APPLICATIONS

## Existing multiplexer applications (both fault-protected and nonfault-protected) <br> New designs requiring multiplexer functions

## GENERAL DESCRIPTION

The ADG528 $\mathrm{F}^{1}$ is a CMOS analog multiplexer, with the comprising eight single channels. This multiplexer provides fault protection. Using a series n-channel, p-channel, n-channel MOSFET structure, both device and signal source protection is provided in the event of an overvoltage or power loss. The multiplexer can withstand continuous overvoltage inputs from -40 V to +55 V . During fault conditions, the multiplexer input (or output) appears as an open circuit and only a few nanoamperes of leakage current will flow. This protects not only the multiplexer and the circuitry driven by the multiplexer, but also protects the sensors or signal sources that drive the multiplexer.

The ADG528F switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG528F has on-chip address and control latches that facilitate microprocessor interfacing. An EN input on the device is used to enable or disable the device. When disabled, all channels are switched off.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Fault protection.

The ADG528F can withstand continuous voltage inputs from -40 V to +55 V . When a fault occurs due to the power supplies being turned off, all the channels are turned off and only a leakage current of a few nanoamperes flows.
2. On channel turns off while fault exists.
3. Low Ron.
4. Fast switching times.
5. Break-before-make switching.

Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
6. Trench isolation eliminates latch-up. A dielectric trench separates the $p$-channel and $n$-channel MOSFETs thereby preventing latch-up.

Rev. F
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADG528F* Product Page Quick Links

Last Content Update: 08/30/2016

## Comparable Parts $\square$

View a parametric search of comparable parts

## Documentation

## Application Notes

- AN-1024: How to Calculate the Settling Time and Sampling Rate of a Multiplexer
- AN-32: Single Supply Operation of JFET Multiplexers


## Data Sheet

- ADG528F: 8-Channel Fault-Protected Analog Multiplexer Data Sheet


## Tools and Simulations

- ADG528F SPICE Macro-Model


## Reference Materials

## Product Selection Guide

- Switches and Multiplexers Product Selection Guide


## Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones


## Design Resources

- ADG528F Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

Discussions $\square$
View all ADG528F EngineerZone Discussions

## Sample and Buy $\square$

Visit the product page to see pricing options

## Technical Support느

Submit a technical question or find your regional support number

[^0]
## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
Functional Block Diagram ..... 1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
Dual Supply .....  3
Truth Table .....  4
Timing Diagrams ..... 5
REVISION HISTORY
7/11—Rev. E to Rev. F
Deleted ADG508F/ADG509F ..... Universal
Changes to Table 3 .....  6
Added Table 4 ..... 7
Updated Outline Dimensions ..... 15
Changes to Ordering Guide ..... 15
7/09—Rev. D to Rev. E
Updated Format Universal
Added TSSOP ..... Universal
Updated Outline Dimensions ..... 15
Changes to Ordering Guide ..... 18
4/01—Data Sheet Changed from Rev. C to Rev. D.
Changes to Ordering Guide .....  1
Changes to Specifications Table ..... 2
Max Ratings Changed ..... 4
Deleted 16-Lead Cerdip from Outline Dimensions ..... 11
Deleted 18-Lead Cerdip from Outline Dimensions ..... 12
Absolute Maximum Ratings .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  7
Typical Performance Characteristics .....  8
Terminology ..... 10
Theory of Operation ..... 11
Test Circuits ..... 12
Outline Dimensions ..... 15
Ordering Guide ..... 15

## SPECIFICATIONS

## DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 1.

| Parameter | $+25^{\circ} \mathrm{C}$ | B Version $-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> Ron <br> Ron Drift <br> Ron Match | $\begin{aligned} & 300 \\ & \\ & 0.6 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{S S}+3 \\ & V_{D D}-1.5 \\ & 350 \\ & \\ & 400 \end{aligned}$ | $\vee$ min <br> $\checkmark$ max <br> $\Omega$ typ <br> $\Omega$ max <br> \%/ ${ }^{\circ} \mathrm{C}$ typ <br> \% max | $\begin{aligned} & -10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq+10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \% \\ & -10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq+10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=1 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 5 \% \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=1 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage Is (Off) <br> Drain Off Leakage Io (Off) <br> Channel On Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{On})$ | $\begin{aligned} & \pm 0.02 \\ & \pm 1 \\ & \pm 0.04 \\ & \pm 1 \\ & \pm 0.04 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 60 \\ & \pm 60 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $V_{D}= \pm 10 V, V_{S}=\mp 10 V$ <br> See Figure 19 $V_{D}= \pm 10 \mathrm{~V}, V_{S}=\mp 10 \mathrm{~V}$ <br> See Figure 20 $V_{S}=V_{D}= \pm 10 \mathrm{~V} ;$ <br> See Figure 21 |
| FAULT <br> Output Leakage Current (With Overvoltage) Input Leakage Current (With Overvoltage) Input Leakage Current (With Power Supplies Off) | $\begin{aligned} & \pm 0.02 \\ & \pm 2 \\ & \pm 0.005 \\ & \pm 2 \\ & \pm 0.001 \\ & \pm 2 \\ & \hline \end{aligned}$ | $\pm 2$ | nA typ $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $V_{s}= \pm 33 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text {, see Figure } 20$ <br> $\mathrm{V}_{\mathrm{s}}= \pm 25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V}$, see Figure 22 $\mathrm{V}_{\mathrm{S}}= \pm 25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mathrm{V}_{\text {EN }}=\mathrm{A} 0, \mathrm{~A} 1, \mathrm{~A} 2=0 \mathrm{~V}$ <br> See Figure 23 |
| DIGITAL INPUTS <br> Input High Voltage, Vinh <br> Input Low Voltage, VINL <br> Input Current, linı or linh <br> Cin, Digital Input Capacitance | 5 | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \end{aligned}$ | $\vee$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ max pF typ | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> $t_{\text {transition }}$ <br> topen <br> ton (EN, $\overline{\mathrm{WR}})$ <br> toff $(E N, \overline{R S})$ <br> tsett, $^{\text {Settling Time }}$ <br> 0.1\% <br> 0.01\% <br> $\mathrm{t}_{\mathrm{w},}$, Write Pulse Width <br> ts, Address, Enable Setup Time $\mathrm{t}_{\mathrm{H}}$, Address, Enable Hold Time $t_{\text {RS }}$, Reset Pulse Width | $\begin{aligned} & 200 \\ & 300 \\ & 50 \\ & 25 \\ & 200 \\ & 250 \\ & 200 \\ & 250 \end{aligned}$ | $\begin{aligned} & 400 \\ & 10 \\ & 400 \\ & 400 \\ & 1 \\ & 2.5 \\ & 120 \\ & 100 \\ & 10 \\ & 100 \end{aligned}$ | ns typ <br> ns max <br> ns typ <br> ns min <br> ns typ <br> ns max <br> ns typ <br> ns max <br> $\mu \mathrm{styp}$ <br> $\mu \mathrm{s}$ typ <br> ns min <br> ns min <br> ns min <br> ns min | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S} 1}= \pm 10 \mathrm{~V}, \mathrm{~V}_{58}=\mp 10 \mathrm{~V} ; \text { see Figure } 24 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \text { see Figure } 25 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \text { see Figure } 26 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \text { see Figure } 26 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} \end{aligned}$ |

## ADG528F

| Parameter | $+25^{\circ} \mathrm{C}$ | B Version $-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Charge Injection Off Isolation $C_{s} \text { (Off) }$ $C_{D}(\mathrm{Off})$ | $\begin{aligned} & 4 \\ & 68 \\ & 50 \\ & 5 \\ & 50 \end{aligned}$ |  | pC typ <br> dB typ <br> dB min <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { see Figure } 29 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz} ; \\ & \mathrm{V}_{\mathrm{S}}=7 \mathrm{Vrms} \text {; see Figure } 30 \end{aligned}$ |
| POWER REQUIREMENTS IdD Iss | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | mA max mA max | V IN $=0 \mathrm{~V}$ or 5 V |

${ }^{1}$ Guaranteed by design, not subject to production test.

## TRUTH TABLE

Table 2. ADG528F Truth Table ${ }^{1}$

| A2 | A1 | A0 | EN | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{R S}}$ | On Switch |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | $\boldsymbol{\Sigma}$ | 1 | Retains previous switch condition |
| X | X | X | X | X | 0 | None (address and enable latches cleared) |
| X | X | X | 0 | 0 | 1 | None |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 2 |
| 0 | 1 | 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 0 | 1 | 4 |
| 1 | 0 | 0 | 1 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 0 | 1 | 8 |

[^1]
## TIMING DIAGRAMS

Figure 2 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while $\overline{\mathrm{WR}}$ is held low, the latches are transparent and the switches respond to the address and enable inputs.

This input data is latched on the rising edge of $\overline{\mathrm{WR}}$. Figure 3 shows the reset pulse width, $\mathrm{t}_{\mathrm{RS}}$, and the reset turnoff time, toff $(\overline{\mathrm{RS}})$. Note that all digital input signals rise and fall times are measured from $10 \%$ to $90 \%$ of $3 \mathrm{~V} . \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}$.


Figure 2. Timing Sequence for Latching the Switch Address and Enable Inputs


## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.
Table 3.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | 44 V |
| $V_{\text {DD }}$ to GND | -0.3 V to +25 V |
| Vss to GND | +0.3 V to -25 V |
| Digital Input, EN, Ax | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V}$ or 20 mA , whichever occurs first |
| $\mathrm{V}_{\mathrm{s}}$, Analog Input Overvoltage with Power On (VD $\left.=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}\right)$ | $\mathrm{V}_{S S}-25 \mathrm{~V}$ to $\mathrm{V}_{\text {DD }}+40 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{s}}$, Analog Input Overvoltage with Power Off ( $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ ) | -40 V to +55 V |
| Continuous Current, S or D | 20 mA |
| Peak Current, S or D (Pulsed at 1 ms, 10\% Duty Cycle Max) | 40 mA |
| Operating Temperature Range Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$, Thermal Impedance | $90^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NC = NO CONNECT. DO NOT CONNECT TO THIS PIN. 莒
Figure 4. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | NC | No Connect. This pin is open. |
| 2 | $\overline{\mathrm{WR}}$ | Write. The $\overline{W R}$ signal latches the state of the address control lines and the enable line. |
| 3 | A0 | Logic Control Input. |
| 4 | EN | Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches. |
| 5 | $\mathrm{V}_{\text {ss }}$ | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground. |
| 6 | S1 | Source Terminal 1. This pin can be an input or an output. |
| 7 | S2 | Source Terminal 2. This pin can be an input or an output. |
| 8 | S3 | Source Terminal 3. This pin can be an input or an output. |
| 9 | S4 | Source Terminal 4. This pin can be an input or an output. |
| 10 | D | Drain Terminal. This pin can be an input or an output. |
| 11 | NC | No Connect. This pin is open. |
| 12 | S8 | Source Terminal 8. This pin can be an input or an output. |
| 13 | S7 | Source Terminal 7. This pin can be an input or an output. |
| 14 | S6 | Source Terminal 6. This pin can be an input or an output. |
| 15 | S5 | Source Terminal 5. This pin can be an input or an output. |
| 16 | $V_{\text {DD }}$ | Most Positive Power Supply Potential. |
| 17 | GND | Ground (0 V) Reference. |
| 18 | A2 | Logic Control Input. |
| 19 | A1 | Logic Control Input. |
| 20 | $\overline{\mathrm{RS}}$ | Reset. The $\overline{\mathrm{RS}}$ signal clears both the address and enable data in the latches resulting in no output (all switches off). |

## ADG528F

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. On Resistance as a Function of $V_{D}\left(V_{S}\right)$


Figure 6. Input Leakage Current as a Function of Vs (Power Supplies Off) During Overvoltage Conditions


Figure 7. Output Leakage Current as a Function of $V_{S}$ (Power Supplies On) During Overvoltage Conditions


Figure 8. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures


Figure 9. Input Leakage Current as a Function of $V_{s}$ (Power Supplies On)
During Overvoltage Conditions


Figure 10. Leakage Currents as a Function of $V_{D}\left(V_{S}\right)$


Figure 11. Leakage Currents as a Function of Temperature


Figure 12. Switching Time vs. Power Supply


Figure 13. Switching Time vs. Temperature

## ADG528F

## TERMINOLOGY

$V_{\text {DD }}$
Most positive power supply potential.
Vss
Most negative power supply potential.
GND
Ground (0 V) reference.
Ron
Ohmic resistance between D and S .

## Ron Drift

Change in Ron when temperature changes by one degree Celsius.

## Ron Match

Difference between the Ron of any two channels.
Is (Off)
Source leakage current when the switch is off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
Drain leakage current when the switch is off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$
Channel leakage current when the switch is on.
$\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{s}}\right)$
Analog Voltage on Terminal D and Terminal S.
Cs (Off)
Channel input capacitance for off condition.
$\mathrm{C}_{\mathrm{D}}$ (Off)
Channel output capacitance for off condition.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}$ (On)
On switch capacitance.
$\mathrm{C}_{\mathrm{IN}}$
Digital input capacitance.

## ton (EN)

Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.
$t_{\text {off }}$ (EN)
Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.

## $\mathbf{t}_{\text {transition }}$

Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.
topen
Off time measured between $80 \%$ points of both switches when switching from one address state to another.
$V_{\text {INL }}$
Maximum input voltage for Logic 0 .
$\mathrm{V}_{\mathrm{INH}}$
Minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}\left(\mathbf{I}_{\text {INH }}\right)$
Input current of the digital input.

## Off Isolation

A measure of unwanted signal coupling through an off channel.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.
IDD
Positive supply current.
Iss
Negative supply current.

## THEORY OF OPERATION

The ADG528F multiplexer is capable of withstanding overvoltages from -40 V to +55 V , irrespective of whether the power supplies are present or not. Each channel of the multiplexer consists of an n-channel MOSFET, a p-channel MOSFET, and an n-channel MOSFET, connected in series. When the analog input exceeds the power supplies, one of the MOSFETs will switch off, limiting the current to submicroamp levels, thereby preventing the overvoltage from damaging any circuitry following the multiplexer. Figure 14 illustrates the channel architecture that enables these multiplexers to withstand continuous overvoltages.
When an analog input of $\mathrm{V}_{\mathrm{SS}}+3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-1.5 \mathrm{~V}$ is applied to the ADG528F, the multiplexer behaves as a standard multiplexer, with specifications similar to a standard multiplexer, for example, the on-resistance is $400 \Omega$ maximum. However, when an overvoltage is applied to the device, one of the three MOSFETs will turn off.
Figure 14 to Figure 17 show the conditions of the three MOSFETs for the various overvoltage situations. When the analog input applied to an on channel approaches the positive power supply line, the n-channel MOSFET turns off because the voltage on the analog input exceeds the difference between $V_{D D}$ and the n -channel threshold voltage ( $\mathrm{V}_{\text {TN }}$ ). When a voltage more negative than $V_{s s}$ is applied to the multiplexer, the p-channel MOSFET will turn off because the analog input is more negative than the difference between $\mathrm{V}_{\mathrm{ss}}$ and the p-channel threshold voltage ( $\mathrm{V}_{\text {TP }}$ ). Because $\mathrm{V}_{\text {TN }}$ is nominally 1.5 V and $\mathrm{V}_{\mathrm{TP}}$ is typically 3 V , the analog input range to the multiplexer is limited to -12 V to +13.5 V when $\mathrm{a} \pm 15 \mathrm{~V}$ power supply is used.
When the power supplies are present but the channel is off, again either the p-channel MOSFET or one of the n-channel MOSFETs will turn off when an overvoltage occurs.
Finally, when the power supplies are off, the gate of each MOSFET will be at ground. A negative overvoltage switches on the first n-channel MOSFET but the bias produced by the overvoltage causes the p-channel MOSFET to remain turned off. With a positive overvoltage, the first MOSFET in the series will remain off because the gate to source voltage applied to this MOSFET is negative.

During fault conditions, the leakage current into and out of the ADG528F is limited to a few microamps. This protects the multiplexer and succeeding circuitry from over stresses as well as protecting the signal sources, which drive the multiplexer. Also, the other channels of the multiplexer will be undisturbed by the overvoltage and will continue to operate normally.


Figure 14. +55 V Overvoltage Input to the On Channel


Figure 15. -40 V Overvoltage on an Off Channel with Multiplexer Power On


Figure 16. +55 V Overvoltage with Power Off


Figure 17. -40 V Overvoltage with Power Off

## ADG528F

## TEST CIRCUITS



Figure 18. On Resistance


Figure 19. Is (Off)


Figure 20. ID (Off)


Figure 21. ID (On)


Figure 22. Input Leakage Current (with Overvoltage)


Figure 23. Input Leakage Current (with Power Supplies Off)


Figure 24. Switching Time of Multiplexer, $t_{\text {transition }}$


Figure 25. Break-Before-Make Delay, topen


Figure 27. Write Turn-On Time, $t_{o N}(\overline{W R})$

## ADG528F



Figure 29. Charge Injection


Figure 30. Off Isolation

## OUTLINE DIMENSIONS



Figure 31. 20-Lead Plastic Leaded Chip Carrier [PLCC]
(P-20)
Dimensions shown in inches and (millimeters)

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG528FBP $_{\text {ADG528FBPZ }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $20-$ Lead PLCC | P-20 |

[^2]
## ADG528F

## NOTES


[^0]:    * This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

[^1]:    ${ }^{1} \mathrm{X}=$ don't care.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

