

Cable/Wire Drop Compensator

FEATURES

- Improve Voltage Regulation to a Remote Load by 10×
- Ideal for Resistor-Adjustable Voltage Regulators
- Gain Configurable with a Single Resistor
- High Side Current Sensing: Integrated 20m\(\Omega\) Sense Resistor for Up to 3A Ability to Use an External Sense Resistor
- 300µV Maximum Input Offset Voltage
- Output Current Accuracy of 1% Maximum
- 30µA Maximum Supply Current
- 2V to 50V Supply Range
- Fully Specified from -40°C to 125°C
- Available in Low Profile (1mm) ThinSOT™ and (2mm × 2mm) DFN Packages

APPLICATIONS

- Automotive and Industrial Power Distribution
- USB Power
- DC/DC Converters
- Plug-In DC Adapters
- Power over Ethernet

DESCRIPTION


The LT®6110 is a precision high side current sense with a current mode output, designed for controlling the output voltage of an adjustable power supply or voltage regulator. This can be used to compensate for drops in voltage at a remote load due to resistance in a wire, trace or cable.

The LT6110 monitors load current via a series-connected internal or external sense resistor. Two current mode outputs, one sinking and one sourcing, are provided that are proportional to the load current. This allows the LT6110 to adjust the output voltage of a wide variety of regulators. Either output may be used to monitor the load current.

Low DC offset allows for the use of a small sense resistor, as well as precise control of small variations in wire voltage drop.

Δ7, LT, LTC, LTM, Linear Technology, the Linear logo and μModule are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	55V
+IN, -IN, IOUT, IMON to V Voltage	
+IN, -IN, IOUT, IMON Current	10mA
IOUT to IMON Voltage	36V, -0.6V
V+, +IN to IOUT Voltage	36V
Differential Input Voltage	V+
R _{SENSE} Current (Note 2)	
Continuous	3A
Transient (<0.1 Second)	5A

Specified Temperature Rang	ge (Note 3)
LT6110I	40°C to 85°C
LT6110H	40°C to 125°C
Junction Temperature	150°C
Storage Temperature Range	e65°C to 150°C
Lead Temperature (Solderin	g, 10 sec)
TS8	300°C

PIN CONFIGURATION



ORDER INFORMATION

Lead Free Finish

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT6110ITS8#TRMPBF	LT6110ITS8#TRPBF	LTGCQ	8-Lead Plastic TSOT-23	-40°C to 85°C
LT6110HTS8#TRMPBF	LT6110HTS8#TRPBF	LTGCQ	8-Lead Plastic TSOT-23	-40°C to 125°C
LT6110IDC#TRMPBF	LT6110IDC#TRPBF	LGCP	8-Lead (2mm × 2mm) Plastic DFN	-40°C to 85°C
LT6110HDC#TRMPBF	LT6110HDC#TRPBF	LGCP	8-Lead (2mm × 2mm) Plastic DFN	-40°C to 125°C

TRM = 500 pieces. *Temperature grades are identified by a label on the shipping container.

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full specified temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 5V$, $V^- = V_{IMON} = 0V$, $I_{+IN} = 100\mu A$, $V_{IOUT} - V_{IMON} = 1.2V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V ⁺	Supply Range		•	2.0		50	V
V _{OS}	Amplifier Input Offset Voltage	$0^{\circ}C \le T_A \le 85^{\circ}C \text{ (Note 5)}$ $85^{\circ}C \le T_A \le 125^{\circ}C \text{ (Note 5)}$ $-40^{\circ}C \le T_A \le 0^{\circ}C \text{ (Note 5)}$	•		100	300 400 500 550	μV μV μV
$\Delta V_{OS}/\Delta I_{+IN}$	Amplifier Input Offset Voltage Change with I _{+IN}	$I_{+IN} = 10\mu A$ to 1mA 0°C \leq T _A \leq 85°C (Note 6)	•		0.15	0.3 0.5 1.5	mV/mA mV/mA mV/mA
$\Delta V_{0S}/\Delta V_{IOUT}$	Amplifier Input Offset Voltage Change with IOUT Voltage	V _{IOUT} = 0.4V to 5V	•		0.005	0.02	mV/V
$\Delta V_{OS}/\Delta V_{IMON}$	Amplifier Input Offset Voltage Change with IMON Voltage	V _{IMON} = 0V to 1V	•		0.3	1	mV/V
$\Delta V_{OS}/\Delta T$	Amplifier Input Offset Voltage Drift		•		1		μV/°C
I _B	Amplifer Input Bias Current (–IN)	V ⁺ = 5V	•		35	70 100	nA nA
I _{OS}	Amplifier Input Offset Current	V+ = 5V			1		nA
PSRR	Power Supply Rejection Ratio	V ⁺ = 2.0V to 36V V ⁺ = 36V to 50V	•	96 90	110 100		dB dB
	IOUT Current Error (Note 4) (Referred to I _{+IN})	$ \begin{vmatrix} I_{+1N} = 10\mu A \\ 0^{\circ}C \le T_{A} \le 85^{\circ}C, \text{ (Note 6)} $	•		0.6	1.6 2 2.5	% % %
		$I_{+IN} = 100 \mu A$ 0°C \le T _A \le 85°C, (Note 6)	•		0.5	1 1.5 2.3	% % %
		$I_{+IN} = 1 \text{mA}$ $0^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}, \text{ (Note 6)}$	•		0.75	2.5 3 4	% % %
	IMON Current Error (Note 4) (Referred to I _{+IN})	$I_{+IN} = 10 \mu A$ $0^{\circ}C \le T_{A} \le 85^{\circ}C$, (Note 6)	•		1.5	3 3.5 5	% % %
		$I_{+IN} = 100 \mu A$ $0^{\circ}C \le T_{A} \le 85^{\circ}C$, (Note 6)	•		1.5	3 3.5 5	% % %
		$I_{+IN} = 1 \text{mA}$ $0^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}, \text{ (Note 6)}$	•		1.7	4 5 6	% % %
ΔI _{IOUT} /V _{IOUT}	IOUT Current Error Change with IOUT Voltage (Note 4)	V _{IOUT} = 0.4V to 3.5V V _{IOUT} = 0.4V to 5V	•			0.2 0.4	%/V %/V
$\Delta I_{\text{IMON}}/V_{\text{IMON}}$	IMON Current Error Change with IMON Voltage (Note 4)	V _{IMON} = 0V to 3.1V, V _{IOUT} = 5V	•			0.2	%/V
	+IN Current Range		•	0.01		1	mA
Is	Supply Current	$V^{+} = 5V, I_{+IN} = 0\mu A$	•		16	30 50	μΑ μΑ
		$V^{+} = 50V$, $I_{+IN} = 0\mu A$, $V_{IOUT} = 25V$	•		30	50 100	μA μA
R _{SENSE}	R _{SENSE} Resistance	(Note 2)		0.0165	0.02	0.0225	Ω
BW	Signal Bandwidth (–3dB)	$I_{+IN} = 100 \mu A, R_{IOUT} = 1k$			180		kHz
t _r	Rise Time				2		μs

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. In addition to the Absolute Maximum Ratings, the output current and supply current must be limited to insure that the power dissipation in the LT6110 does not allow the die temperature to exceed 150°C. See the Applications Information section Power Dissipation for further information.

Note 2: R_{SENSE} resistance and maximum R_{SENSE} currents are guaranteed by characterization and process controls.


Note 3: The LT6110I is guaranteed to meet specified performance from -40°C to 85°C. The LT6110H is guaranteed to meet specified performance from -40°C to 125°C.


Note 4: Specified error is for the LT6110 output current mirror and does not include errors due to V_{OS} or resistor tolerances. Since most systems will not have 100% correction, the total system error can be compensated to less than the specified error with proper design. See the Applications Information section for details.


Note 5: Measurement errors limit automatic testing accuracy. These measurements are guaranteed by design correlation, characterization and testing to wider limits.


Note 6: The 0° C \leq T_A \leq 85°C temperature range is guaranteed by characterization and correlation to testing at–40°C, 25°C and 85°C.


TYPICAL PERFORMANCE CHARACTERISTICS


































































































 $V^{+} = 5V$ $R_{+IN} = 10k$ $R_{-IN} = 0\Omega$ $R_{IOUT} = 10k TO 1.2V$

ΟμΑ to 100μΑ IOUT Current Step Response




 $R_{+IN} = 1k$ $R_{-IN} = 0\Omega$ $R_{IOUT} = 1k \text{ TO 1.2V}$

OμA to 1mA IOUT Current Step Response




 $R_{+IN} = 100\Omega$ $R_{-IN} = 0\Omega$ $R_{IOUT} = 100\Omega \text{ TO } 1.2\text{V}$

OμA to 30μA **IMON Current Step Response**




ΟμΑ to 300μΑ IMON Current Step Response




 $R_{+IN} = 1k$ $R_{-IN} = 0\Omega$ $R_{\text{IMON}} = 340\Omega \text{ TO GND}$

0μA to 3mA **IMON Current Step Response**




 $R_{+IN} = 100\Omega$ $R_{-IN} = 0\Omega$ $R_{IMON} = 34\Omega$ TO GND

V_{SENSE} = 5mV Step Response




 $V^{+} = 5V$ $R_{+IN} = 49.9\Omega$ $R_{-IN} = 0\Omega$ R_{IOUT} = 1k TO 1.2V

V_{SENSE} = 50mV Step Response




 $V^{+} = 5V$ $R_{+IN} = 499\Omega$ $R_{-IN} = 0\Omega$ R_{IOUT} = 1k TO 1.2V

V_{SENSE} = 500mV Step Response




 $V^+ = 5V$ $R_{+IN} = 4.99k$ $R_{-IN} = 0\Omega$ $R_{10UT} = 1k T0 1.2V$

V_{SENSE} = 1V Step Response Unbalanced Inputs



R_{IOUT} = 1k TO 1.2V

V_{SENSE} = 1V Step Response Balanced Inputs



R_{IOUT} = 1k TO 1.2V

PIN FUNCTIONS (TSOT-23/DFN)

NC (Pin 1/Pin 8): Not Internally Connected.

IOUT (Pin 2/Pin 7): Sinking Current Output. IOUT will sink a current that is equal to $V_{SENSE}/R_{IN.}$ V_{SENSE} is the voltage developed across the sense resisor.

IMON (Pin 3/Pin 6): Sourcing Current Output. IMON will source a current that is equal to $3 \cdot V_{SENSE}/R_{IN}$.

V⁻ (**Pin 4/Pin 5**): Negative Power Supply. Normally connected to ground.

–IN (Pin 5/Pin 4): Negative Input to the Internal Sense Amplifier. Must be tied to system load side of the sense resistor, either directly or through a resistor.

RS (Pin 6/Pin 3): Internal Sense Resistor. Connect to the load to use. Leave open when using an external sense resistor.

 V^+ (Pin 7/Pin 2): Positive Power Supply. Connect to the more positive side of the sense resistor. A minimum capacitance of $0.1\mu F$ is required from V^+ to V^- .

+IN (Pin 8/Pin 1): Positive Input to the Internal Sense Amplifier. The internal sense amplifier will drive +IN to the same potential as -IN. A resistor, R_{+IN} , tied from V⁺ to +IN sets the IOUT and IMON output currents as defined in the the IOUT and IMON pin functions description.

Exposed Pad (Pin 9, DFN Only): V⁻. Must be soldered to the PCB.

BLOCK DIAGRAM




Figure 1. Block Diagram and Typical Connection

INTRODUCTION

The LT6110 provides a simple and effective solution to a common problem in power distribution. When a load draws current through a long or thin wire, wire resistance causes an IR drop that reduces the voltage delivered to the load. A regulator IC cannot detect this drop without a Kelvin sense at the load, which requires a multi-conductor wire that is not supported in some applications.

The LT6110 detects the load current and sets a proportional current at an output that can be used to control the output voltage of an adjustable regulator to compensate for the drop in the wire.

The accuracy and wide output current range of the LT6110 allow it to compensate for either small or large voltage drops to a high degree of precision. The LT6110 can sense the load current with its internal sense resistor or an external sense resistor can be used to improve accuracy and handle currents greater than 3A. Resistor-programmable gain gives substantial flexibility to the compensation circuit. A signal bandwidth of 180kHz enables fast response time to load changes and provides good loop characteristics so that the power supply circuit remains stable.

The LT6110 requires that the resistance of the wire be known. However, that resistance does not have to be very accurate for the LT6110 to provide good compensation since the regulation at the load is the product of the error due to the wire resistance and the error in the LT6110 compensation circuit.

For example, a 5V regulator circuit has 10% regulation at the load due to a wire resistance drop of 0.5V. Even if the wire resistance doubled, causing an error in the LT6110 compensation circuit of 50%, the regulation at the load is still reduced to $10\% \cdot 50\% = 5\%$.

For systems that are better controlled, the load regulation can be improved to far exceed that possible without the LT6110. As an example, for a known wire resistance, and with an external 1% sense resistor, the same 10% load regulation in the previous example can be reduced to less than 0.5%.

The LT6110 has two output pins, IOUT and IMON. Either pin may be used to provide a current that is proportional to the load current. The IOUT pin provides a sinking current to compensate regulators with a ground referred voltage-reference, such as the LT3980. The IMON pin provides a sourcing current to compensate regulators with an output referred reference like the LT1083 and current-referenced regulators like the LT3080. As an added feature, the output current from either pin can be converted to a voltage via a simple resistor, creating a voltage that is also proportional to load current. This voltage may be used to measure or monitor the load current. Either or both pins may be used for regulator control, and either or both pins may be used for monitoring, allowing substantial flexibility in system design.

THEORY OF OPERATION

The outputs of the LT6110 are proportional to a sense voltage, V_{SENSE} , developed across an internal or external sense resistor, R_{SENSE} (see Figure 1).

A sense amplifier loop forces +IN to the same voltage as -IN. Connecting an external resistor, R_{IN} , between V^+ and +IN forces a voltage across R_{IN} equal to V_{SENSE} , creating a current into +IN, I_{+IN} , equal to V_{SENSE}/R_{IN} . This current is precisely mirrored to IOUT. The emitter currents of the three transistors in the mirror are combined to form the IMON output current. Ideally, the IOUT sink current is equal to I_{+IN} and the IMON source current is equal to three times I_{+IN} .

V⁺ and V⁻

The LT6110 is designed to operate with a supply voltage (V $^+$ to V $^-$) up to 50V. However, when using a supply voltage greater than 36V, additional care must be taken not to exceed the absolute maximum ratings. The V $^+$ to IOUT voltage must be kept less than 36V to avoid the breakdown of internal transistors.

The V^+ pin needs to be bypassed with at least a $0.1\mu F$ capacitor placed close to the pin.



+IN and -IN

The +IN and -IN inputs can have a maximum differential voltage equal to the supply voltage. This protects the LT6110 if the -IN pin (the remote load side) is accidentally shorted to ground. In this case, the IOUT current must be limited to less than 2mA (see the Limiting the Regulator Boost Voltage section).

The +IN to IOUT voltage must be kept below 36V to avoid the breakdown of internal transistors.

IOUT and IMON

The IOUT to IMON outputs can have a maximum differential voltage of 36V for IOUT above IMON and -0.6V for IOUT below IMON. A 36V Zener diode can be connected from IOUT to IMON to prevent damage to the output NPN transistor in the event of a fault condition. In this case, a low leakage Zener diode should be used to reduce error in the IOUT current.

RS (Internal R_{SENSE})

The internal sense resistor can reliably carry a continuous current up to 3A and transient currents of 5A for up to 0.1 seconds. For currents greater than this, an external sense resistor should be used. The internal sense resistor has a temperature coefficient similar to copper.

DESIGN PROCEDURE

The design of an LT6110 compensation circuit is a simple 3-step process. To start, the following parameters must be known:

R_{WIRE}, total wire resistance to the load

R_{SENSE}, resistor used to sense the load current

R_F, feedback resistor of the regulator

I_{LOADMAX}, maximum load current

The circuit in Figure 2 shows an adjustable voltage regulator with an LT6110 compensation circuit. The regulator has an internal ground referred voltage reference to set its output voltage. There are two wires to the load, one source (R_{SWIRE}) and one return (R_{RWIRE}). Since it is the most common configuration it will be used for the following design example. Current referenced regulators and regulators with an output referred reference are covered in later sections.

Step 1: Determine the drop in voltage at the load due to the wire resistance and sense resistor at the maximum load current.

$$V_{DROP} = (R_{SWIRE} + R_{RWIRE} + R_{SENSE}) \cdot I_{LOADMAX}$$

 $V_{DROP} = (0.125\Omega + 0.125\Omega + 0.02\Omega) \cdot 2A = 0.54V$




Figure 2. 2-Wire Compensation, One Wire Is Connected to the Load and One Wire Is the Ground Return Wire

LINEAR

Step 2: Determine the resistor on the +IN pin, R_{IN} , required to cancel V_{DROP} .

The regulator output voltage will increase as current is pulled from the IOUT pin through the feedback resistor, R_{F} , creating a compensation voltage.

To cancel the voltage drop at the load, set V_{COMP} equal to V_{DROP} .

$$V_{COMP} = I_{IOUT} \bullet R_F = V_{DROP}$$

Since the IOUT current is equal to the current going into the +IN pin and the current in the +IN pin is equal to the sense voltage divided by R_{IN} , R_{IN} can be determined by the following equations:

$$I_{10UT} = I_{+1N} = \frac{V_{SENSE}}{R_{1N}}$$

where $V_{SENSE} = I_{LOADMAX} \cdot R_{SENSE}$ Combining the above equations,

$$R_{IN} = (I_{LOADMAX} \bullet R_{SENSE}) \bullet \frac{R_F}{V_{DROP}}$$

$$R_{IN} = (2A \cdot 0.02\Omega) \cdot \frac{3.65k}{0.54V} = 270\Omega$$

Step 3: The final step is to consider the errors in the compensation circuit to determine if the resulting voltage error at the load meets the desired performance.

For example, the internal R_{SENSE} of the LT6110 has a typical tolerance of $\pm 7.5\%$. If the other errors in the compensation circuit such as V_{OS} , IOUT current error and the resistor tolerances of R_F and R_{IN} add an additional $\pm 2.5\%$ error, then the total error in the compensation circuit would be $\pm 10\%$ resulting in a voltage error at the load of the following:

$$V_{LOADERROR} = V_{COMP} \bullet Compensation Error$$

$$V_{LOADERROR} = 0.54V \cdot (\pm 10\%) = \pm 0.054V$$

A 10× improvement.

If this is not adequate for the given application, steps can be taken to reduce the sources of error, such as using an external sense resistor with a tighter tolerance. See the section on External Current Sense Resistors for more information.

In most cases, the internal sense resistor, wire resistance tolerances and temperature mismatch of the R_{SENSE} and R_{WIRE} resistances will contribute the largest portion of the overall compensation circuit error. See the sections on Error Sources, Copper Wire Information and Temperature Errors for a comprehensive discussion.

ADDITIONAL DESIGN CONSIDERATIONS

IOUT Current

The recommended range of IOUT current is $30\mu A \le I_{IOUT} \le 300\mu A$ for the best precision. For performance outside of this range, see the Typical Performance Curves to determine typical errors.

If the IOUT current is less than $30\mu A$, the feedback resistor may need to be adjusted to reduce the error in the compensation circuit.

In the previous example,

$$I_{IOUT} = \frac{V_{SENSE}}{R_{IN}} = \frac{0.04}{270} = 148\mu A$$

Since this is within the recommended range no further adjustment is needed.

See the section on Compensating a Low Quiescent Current Design for IOUT current less than $30\mu A.$

Load Regulation

Load regulation is often specified as an error in output voltage at a given load current, as in the previous example, but it is also specified as a percentage of the regulator output voltage. If the output voltage of the regulator circuit in Figure 2 is 5V, the resulting compensated load regulation, in percent, would be the following:

LoadReg_{COMP} (%) =
$$\frac{\pm 0.054V}{5V}$$
 • 100 = $\pm 1.1\%$



Without the compensation circuit (no R_{SENSE}) the load regulation in percent would be,

LoadReg_{UNCOMP} (%) =
$$\frac{-0.5V}{5V} \cdot 100 = -10\%$$

The regulator's output will also change due to its own load regulation effects (per the regulator's specification). In general, this change in voltage is small compared to the wire-drop, and can be ignored. If it is considered to be a significant source of error, it can be included as part of the wire-drop compensation. To include the regulator's load regulation effect, simply add the voltage drop due to the regulator's load regulation at $I_{LOADMAX}$ to V_{DROP} , when calculating the compensation circuit parameters.

PCB Trace Resistance

Printed circuit trace resistance between the output of the regulator and the load will cause additional voltage drops. As with the regulator's load regulation effects, these drops can be compensated for by adding them to V_{DROP} when calculating the compensation circuit parameters. This also allows the use of narrower traces to deliver power to the load and still retain good load regulation. See the PCB Copper Resistor section for more information on how to determine trace resistance.

Kelvin Sense Connection to R_{SENSE}

To reduce R_{SENSE} error due to trace resistance, the -IN pin and R_{IN} resistor should be connected as close to R_{SENSE} as possible, as reflected in Figure 2.

Compensating a Low Quiescent Current Design

Switching regulator circuits are used for high power efficiency. Many are required to maintain high efficiency at light or no load conditions. In these cases the quiescent operating current is minimized by using larger valued resistors to program the output voltage so very little current is wasted in the feedback network.

A large value for resistor R_F could require too low of a compensating current (<30µA) from IOUT of the LT6110. In this situation the feedback resistor, R_F , can be split into two resistor values. A small value resistor to conduct I_{IOUT} from the LT6110 and compensate the output voltage when the load current is high, and a second, larger valued resistor, to keep the no-load quiescent current drain low. With this arrangement, as shown in Figure 3, I_{IOUT} can be designed for 100µA to preserve V_{DROP} compensation accuracy. At no load the quiescent current drawn through the feedback resistors, I_O , can be kept very low.




Figure 3. Low Quiescent Current Wire Compensation Using Three Regulator Resistors

LINEAR

In Figure 3 R_F is split into R_{FA} and R_{FB} . V_{REG} is the no-load quiescent output voltage of the regulator. The design of these two feedback resistors follows:

$$R_{FA} = \frac{V_{DROP}}{I_{IOUT}}$$

 I_{IOUT} can be sized to be 100 μA at full load current and only this resistor creates the V_{DROP} compensation voltage.

$$R_{FB} = \frac{V_{REG} - V_{FB}}{I_{Q}} - R_{FA}$$

 $I_{\mathbb{Q}}$ is the no-load quiescent current flowing through the resistor string.

Figure 4 is a circuit using the LT6110 and a three resistor voltage setting technique to compensate the voltage loss due to a 2A load connected through 6 feet of stranded copper wire (300m Ω of wire resistance). The LT3980 is a 2A buck switching regulator programmed for 5V out with only 10 μ A of current, I_Q , through the feedback resistor string when there is no load current. At the full 2A load the LT6110 uses the internal $20m\Omega$ sense resistor to produce 100μ A at IOUT to compensate for the 640mV drop.

Compensating a Current Referenced Regulator Power Source

Figure 5 shows a cable drop compensation circuit using a current referenced regulator, the LT3080. A precision $10\mu A$ set current, I_{SET} , is sourced through two series connected resistors to program the output voltage for the remote load. To compensate for the load connecting cable drop requires sourcing an additional current into this resistor pair to increase the output voltage. The LT6110 provides a sourced current at the IMON pin which is directly proportional to the current flowing to the load. This current is three times the normal IOUT current. The following equations are used to design this circuit:

$$V_{REG} = I_{SET} \bullet (R_{SET1} + R_{SET2})$$

$$V_{SENSE} = I_{LOAD} \bullet R_{SENSE}$$

$$I_{+IN} = \frac{V_{SENSE}}{R_{IN}}$$

$$I_{IMON} = 3 \bullet I_{+IN}$$




Figure 4. LT3980 Buck Regulator with LT6110 Cable Drop Compensation Circuit

Downloaded from Arrow.com




Figure 5. Wire Loss Compensation Using a Current Referenced LDO

To compensate for V_{DROP} at $I_{LOAD(MAX)}$ set:

$$R_{SET2} = \frac{V_{DROP}}{I_{IMON}}$$

and

$$R_{SET1} = \frac{V_{REG}}{I_{SET}} - R_{SET2}$$

As an example, to compensate this 3V regulator for a 500mV cable drop with a 1A load current set I_{+IN} for 100 μ A for best accuracy. Then:

 R_{SET1} = 301k and R_{SET2} = 1.69k using nearest 1% tolerance standard resistor values.

$$R_{IN} = \frac{1A \cdot 20m\Omega}{100uA} = 200\Omega$$

Compensating an Output Referred Adjustable Voltage Regulator

Many adjustable voltage regulators are biased from a floating voltage reference that sets a voltage between the output pin and an adjust pin. Three terminal fixed voltage regulators can also be made adjustable by biasing up the ground terminal. A feedback resistor string is used to program the output voltage. The amount of current through these resistors is scaled to a level to minimize error caused by any bias current at the adjust pin.

As shown in Figure 6, an LT6110 can add cable drop compensation by using the current sourced from the IMON pin. To preserve accuracy the voltage at IMON should be kept within 5V of V^- , or ground in this example. By using two resistors for the bottom resistor in the voltage regulator programming string, the cable drop compensation voltage can be added to a voltage near ground appearing at the IMON pin.

The following equations are used to design this circuit using an LT1083, 7A adjustable voltage regulator:

 $V_{REF} = 1.25V$ between OUT and ADJ pins, $I_{ADJ} = 75\mu A$ typ

$$I_{SET} = \frac{V_{REF}}{R1} \gg I_{ADJ}$$

$$V_{LOAD}\left(I_{LOAD}=0\right)=\left(I_{SET}+I_{ADJ}\right)\bullet\left(R2+R_{G}\right)+V_{REF}$$

V_{SENSE} = I_{LOAD} • R_{SENSE}

$$I_{+IN} = \frac{V_{SENSE}}{R_{IN}}$$

$$I_{\text{IMON}} = 3 \bullet I_{+\text{IN}}$$

As an example, Figure 6 is a 12V regulator for a 5A remotely connected load with a wire resistance of $250m\Omega$. For the higher load current an external $25m\Omega$ sense resistor is used. The cable drop voltage for such a high current application is significant:

$$V_{DROP} = I_{LOAD(MAX)} \bullet (R_{SENSE} + R_{WIRE}) = 5A \bullet 275 m\Omega$$

= 1.375V




Figure 6. Wire Compensation Using a High Current Adjustable Regulator

To program the regulator output voltage and compensate for V_{DROP} at $I_{LOAD(MAX)}$ the following procedure can be used:

Make $I_{SFT} >> I_{ADJ}$, if $I_{SFT} = 33.3 \cdot I_{ADJ}$ then $I_{SFT} = 2.5$ mA

$$R1 = \frac{V_{REF}}{I_{SFT}} = \frac{1.25V}{2.5mA} = 499\Omega$$

For 12V output with no-load current:

$$(R2 + R_G) = \frac{V_{LOAD} - V_{REF}}{I_{SET} + I_{AD,1}} = \frac{10.75V}{2.575mA} = 4.175k$$

Resistor R_G is used to develop the maximum load current compensation voltage. A smaller value for R_G minimizes the voltage programming error at no load but requires more current from the LT6110 IMON pin to compensate for cable drop loss. The IMON pin current is most accurate over a range from 30µA to 3mA.

$$R_{G} = \frac{V_{DROP}}{I_{IMON}}$$

For 1.375V of compensation, using a convenient value 1k resistor for R_{G} will require 1.375mA from the IMON pin which is near the mid range of accurate current levels.

With this selection for R_G then:

$$R2 = 4.175k - 1k = 3.175k$$

use a 3.16k standard 1% tolerance value to set the no-load output voltage to 12V.

To program the LT6110 compensation current requires a selection for R_{IN} :

$$R_{IN} = \frac{V_{SENSE}}{I_{+IN}} = \frac{V_{SENSE}}{\frac{I_{IMON}}{3}}$$

 $V_{SENSE} = 5A \cdot 25m\Omega = 125mV$ and

$$\frac{I_{IMON}}{3} = \frac{1.375mA}{3} = 460\mu A \text{ so}$$

$$R_{IN} = \frac{125mV}{460\mu A} = 271\Omega$$

use a 274Ω standard value.

The IOUT pin can be connected to the 12V regulator output. The LT1083 requires a minimum output load current of 10mA so an additional 1.62k resistor (not required if I_{LOAD} is always greater than 10mA) is added to the output.

The voltage that appears at the IMON pin can impact the accuracy of the compensation circuit and should be noted. In this example the voltage will be a maximum at full load current and voltage compensation. This voltage is:

$$V_{IMON(MAX)} = (I_{SET} + I_{ADJ} + I_{IMON}) \cdot R_G = (2.5mA + 75\mu A + 1.375mA) \cdot 1k = 3.95V.$$

Downloaded from Arrow.com

ERROR SOURCES

The LT6110 output current allows for reliable compensation for small or large connection wiring voltage drops. The voltage regulation at the remote load can be improved dramatically using the LT6110. With properly designed cable drop compensation the load voltage variation will be reduced to only the error in the compensation voltage created. This error voltage is a combination of several circuit characteristics.

The first step in determining the error is to determine the amount of compensation voltage required. Figure 7 is an example circuit that indicates the various error terms to be considered. For this example a 5V regulator will provide 2A maximum to a remote load connected through 6 feet (~2 meters) of 28AWG (7/36) stranded hook-up wire. Using 28AWG provides the thinnest, low cost wire suitable for this application. Using wire resistance Table 4, the DC resistance of 6 ft of 28AWG (7/36) can be determined: $R_{WIRE} = 6ft \cdot 63.3m\Omega/ft = 380m\Omega$. At 2A full load current

this will create a V_{DROP} of 760mV. Without the LT6110 compensator the regulation of the 5V supply at the load would be 15%.

This example design will use the internal $20m\Omega$ sense resistor of the LT6110 and will assume that the feedback resistor network in the voltage regulator cannot be modified or optimized for compensation. The R_F used to develop the compensation voltage is fixed at 10k and the reference voltage at the feedback node where the compensator connects is 0.8V. From these parameters the basic compensation circuit can be easily designed:

 V_{SENSE} at full load is $20m\Omega \cdot 2A$ or 40mV

The compensation voltage, V_{COMP}, required is:

To create this compensation voltage will require a current through feedback resistor R_F of V_{COMP}/R_F , 800mV/10k for an I_{IOUT} of $80\mu A$. This is well within the most accurate range of current ($30\mu A$ to $300\mu A$) flowing into the IOUT pin.




Figure 7. Cable Drop Compensation Error Sources

LINEAR TECHNOLOGY

To create this current at full load requires an R_{IN} value of V_{SENSE}/I_{IOUT} , $40\text{mV}/80\mu\text{A}$, or 500Ω . Using the nearest standard 1% tolerance value of 499Ω will be sufficient. Without considering any error terms other than this slight change in value for R_{IN} results in nearly perfect cable drop compensation. The theoretical load regulation would be improved from 15% to less than 0.01%.

The single largest source of compensation error comes from any change in the connecting wire resistance from the design assumptions. This could be caused by temperature, aging and possibly corrosion. In the compensator circuit, component tolerances and errors terms will combine to deviate from the near perfect designed amount of compensation. Figure 7 shows this simple example design and indicates the various error sources within the LT6110. All of the error terms can be determined from the Electrical Characteristics Table. The error terms for any compensator design include:

- R_{SENSE} tolerance
- R_{IN} tolerance
- R_F tolerance
- V_{OS} , the offset voltage in μV of the internal current sense amplifier
- $\Delta V_{OS}/\Delta I_{+IN}$ is an error term caused by the finite gain of the current sense amplifier.

This is the change in the offset voltage as the sense voltage and resulting input current varies from 0 to the maximum value. It is a factor specified in mV/mA which is ohms and is accounted for as a small resistance in series with R_{IN} . The voltage across this small resistance is included in the total offset voltage term. The change in I_{+IN} current is relative to $100\mu A$ where the LT6110 is trimmed for accuracy.

- ΔV_{OS}/ΔV_{IOUT} is a change in the offset voltage caused by a change in the voltage applied to the IOUT pin specified in mV/V. The change in V_{IOUT} is relative to 1.2V DC where the LT6110 is trimmed for accuracy.
- ΔV_{OS}/ΔV_{IMON} is a change in the offset voltage caused by a change in the voltage applied to the IMON pin specified in mV/V.
- IOUT current error is the accuracy of the internal current mirror. This is a percent deviation from I_{+IN}.
- IMON current error is the accuracy of the total internal mirror current sourced to the IMON output. This is a percent deviation from 3 • I_{+IN}.
- Temperature Related Errors (see Temperature Errors section)

Table 1 is an example of the stack-up of all error terms in the design of Figure 7. This table uses typical variances to be seen at 25°C. It is not a rigorous worst case analysis over all possible operating conditions, but instead serves to illustrate what to expect for load regulation improvement under nominal conditions.

In this example, including all typical error terms, the LT6110 still provides a factor of 10 improvement in voltage regulation at the remote load. To obtain the same level of load voltage stability without using the LT6110 would require reducing the amount of cable drop loss. The easiest way to do so would be to increase the wire gauge used to connect to the load. For a 76mV change in load voltage at 2A full load current would require a wire resistance of only $38m\Omega$ and a 6 foot length 18AWG gauge wire is required. A larger wire gauge can be significantly more costly and is less flexible in routing to the load. These are two significant design compromises to be considered.

Downloaded from Arrow.com

Table 1. Compensation Error Using Typical Variances Expected at 25°C.

FIGURE 7 DESI	GN EXAMPLE. TOTAL	V _{DROP} TO	COMPENSATE = 744mV,				
$I_{+IN} = 74.6\mu\text{A}$				FOR MAXIMUM	V _{COMP}	FOR MINIMUM V _{COMP}	
TERM	DESIGN VALUE/SPEC	UNITS	COMMENT/CALCULATION	OMMENT/CALCULATION TYPICAL ERROR VALUE 1		TYPICAL ERROR	VALUE
R _{SENSE}	20	mΩ	Internal Sense Resistor	7.50%	21.5	-7.50%	18.5
R _{IN}	499	Ω		-0.5%	496.5	0.5%	501.5
V _{0S}	0	μV		-100	-100	100	100
$\Delta V_{0S}/\Delta I_{+IN}$	0	mV/mA	Relative to $I_{+IN} = 100\mu A$	-0.15	-0.15	0.15	0.15
$\Delta V_{OS}/\Delta V_{IOUT}$	0	mV/V	Relative to V _{IOUT} = 1.2V	-0.005	-0.005	0.005	0.005
$\Delta V_{OS}/\Delta V_{IMON}$	0	mV/V	Relative to V _{IMON} = 0V	-0.3	-0.3	0.3	0.3
Total V _{OS}	$V_{0S} + \Delta V_{0S}$	ΔI_{+IN} (100	μ A - 80 μ A) + Δ V _{OS} / Δ V _{IOUT} (1.2V - 0.8V) +	$\Delta V_{OS}/\Delta V_{IMON} \bullet 0V$			
		μV			-105		105
I _{IOUT} Error	0	%	% IOUT Current Error Relative to I _{+IN}	0.5	0.5	-0.5	-0.5
I _{IMON} Error	0	%	% IMON Current Error Relative to 3 • I _{+IN}	1.5	1.5	-1.5	-1.5
Summary of Tern	ns						
V_{SENSE}	40	mV	I _{LOAD(MAX)} • R _{SENSE}		43		37
I _{+IN}	80.2	μA	(V _{SENSE} – Total V _{OS})/R _{IN}		86.8		73.6
I _{IOUT}	80.2	μA	I _{+IN} • (1 + I _{IOUT} Error)		87.2		73.2
I _{IMON}	240.6	μA	3 • I _{+IN} • (1 + I _{IMON} Error)		264.4		219.6
R _F	10	kΩ	Fixed Resistor Value in Power Source	0.5%	10.05	-0.5%	9.95
V _{COMP}	802	mV	I _{IOUT} • R _F		876		728
V _{COMP} Error	0	%			9.2		-9.2
With Compensat	ion						
V _{LOAD_ERROR}	2	mV	V _{COMP} - V _{DROP}		76		-72
Load Regulation	0.03	%			1.52		-1.44

FREQUENCY RESPONSE AND TRANSIENTS

The LT6110 has a -3dB bandwidth of 180kHz. This smooth frequency response is shown in Figure 8. This defines the response time from the sensed input voltage to the compensation output currents. Power sources will typically have a large output capacitance making their loop response bandwidth much slower than the LT6110. The cable drop compensation loop is much faster than the power source so there should be little impact on loop stability in driving a remote load.

For fast or step change variations in load current some transients will be observed at the power source output and at the remote load due to the finite reaction time of the compensation loop. The amount of voltage transient seen will depend mostly on the size and quality of the supply bypass capacitors used at each end of the load connecting wire. An example of these transients is shown

in Figure 9. Any ringing while settling out can be smoothed by additional filtering components in the control loop. A small feedback capacitor across the regulator feedback resistor, R_F , can provide effective smoothing of transients. Specific values to use depend on the particular application component values.

One important consideration for transients is a sudden open or removal of the load current from a high current condition. There is a risk of overvoltage at the load before the LT6110 can reduce the compensation voltage. A good solution to this potential issue is to bypass the remote load with a capacitance greater than the capacitance at the output of the regulator or power source. Figure 10 shows a load removal transient using a $100\mu F$ load. Fortunately the amount of compensation in most applications should not be so large as to cause a serious overvoltage risk but should always be considered.






Figure 8. LT6110 Frequency Response




Figure 9. V_{LOAD} Compensated




Figure 10. Removing Load

In addition to using a regulator capacitor to adjust the loop response, an RC pole in the LT6110 circuit can provide frequency compensation. Figure 11 shows an LT6110 with an input RC filter. Using the input RC filter introduces a second pole to the LT6110 one pole response (Figure 9). The LT6110 poles become a zero in the regulator's openloop response that includes the LT6110 in its feedback path (providing the same function as the regulator's R_{F} with a shunt capacitor).

Loop compensation with an LT6110 RC filter is not required if the regulator's loop is compensated with a zero in the feedback divider (refer to the Regulator Loop Stability section).




Figure 11. LT6110 Frequency Compensation

EXTERNAL CURRENT SENSE RESISTORS

The LT6110 internal current sense resistor, R_{SENSE} , is provided for convenient use in many applications with a maximum load current less than 3A. For higher current or greater precision wire loss compensation an external sense resistor can be used. The external R_{SENSE} resistor can be a low valued current sense or shunt resistor, the DC resistance (DCR) of an inductor, or the resistance of a printed circuit board trace. Figure 12 shows an LT6110 circuit configuration using an external sense resistor. The internal resistor at the RS pin is left open circuited.




Figure 12. Using an External R_{SENSE} (Resistor, Inductor or PCB Trace)

Downloaded from Arrow.com

The value of the external R_{SENSE} determines the V_{SENSE} voltage. If I_{IOUT} is $100\mu A$ then a V_{SENSE} of 50mV is large enough to minimize the compensating IOUT current error due to V_{OS} to less than 1% (see Figure 13).




Figure 13. V_{SENSE}

Precision Current Shunt Resistor

A precision, very low V_{LOAD} error, compensation circuit can be implemented with an LT6110 and a precision external R_{SENSE} . A ±1% to ±5% tolerance or better R_{SENSE} resistor significantly reduces I_{IOUT} compensation current error due to part to part variations. In addition, the low temperature coefficient (TCR of typically ±100ppm/°C) of an external sense resistor greatly reduces the contribution of R_{SENSE} to the total voltage drop loss at higher operating temperatures. Figure 14 shows a 5V, 3.5A buck regulator with an LT6110 using an external R_{SENSE} . Table 2 is a list of typical current sense resistors.




Figure 14. LT6110 with an External R_{SENSE} and LT3972 Buck Regulator

Table 2. Surface Mount R_{SENSE} Resistors

OLIV	OLNOL					
PART NUMBER THICK FILM	VALUE RANGE	TOLERANCE	TCR	P0WER	SIZE	
IRC LRC-LRF-2512	$2m\Omega$ to 1Ω	1% to 5%	100ppm	2W	2512	
Stackpole Electronics CSR2512	10m Ω to 1 Ω	1% to 5%	200ppm	2W	2512	
Vishay RCWE2512	$33 \text{m}\Omega$ to 51Ω	1% to 5%	200ppm	2W	2512	
Panasonic ERJM1W	$1 \text{m}\Omega$ to $20 \text{m}\Omega$	1% to 5%	100ppm	2W	2512	
Susumu PRL1632 Susumu PRL3264	10 m Ω to 100 m Ω 10 m Ω to 100 m Ω	1% to 2% 1% to 2%	100ppm (20m Ω to 51m Ω) 100ppm (20m Ω to 51m Ω)	1W 2W	1206 2512	

T LINEAR

Copper Resistor Made from an R_F Inductor

An inductor made of copper wire will have a small DC resistance, DCR or R_{COIL} , with a temperature coefficient that matches that of the copper wire connecting the remote load. Copper wire resistance has a positive temperature coefficient of approximately +3900ppm/°C. If the current sense resistor and the remote load are in the same operating environment and subject to an increase in temperature, the resistance increase in R_{SENSE} will increase both V_{SENSE} and the LT6110 compensation current to directly track and cancel the increase in wire voltage drop to the load(refer to the Temperature Errors section). Table 3 shows a list of small air core inductors suitable for use as external R_{SENSE} resistors.

Table 3. Coilcraft Air Core Inductors for External R_{SENSE}

COILCRAFT PART Number	INDUCTANCE (nH)*	DCR NOMINAL (mΩ) (±6% TYPICAL)	I _{RMS} (A)
0908SQ-27N	27	8.5	4.4
2222SQ-221	221	9.8	5
1010 US-141	146	3.1	14

^{*}Inductance is not relevant for current sense.

PCB Copper Resistor

In a high load current application without a high precision load regulation specification, the cost of an external R_{SFNSF} resistor can be eliminated using the resistance of a printed circuit board, PCB, trace as a sense resistor. The resistance, R_{PCB} , is a function of copper resistivity (ρ), PCB copper thickness (T), trace width (W) and trace length (L), $R_{PCB} = \rho (L/(T \cdot W))$. The typical manufacturing of PCB fabrication limits the trace resistance tolerance to ±15%. A simplified R_{PCR} calculation sets the length equal to the width (L/W = 1) and approximates $0.5m\Omega$ and $0.25m\Omega$ per square trace area for 1oz and 2oz copper respectively. The maximum current of a PCB trace depends on the trace cross sectional area, trace width (W) times copper thickness (T) and the amount of heating of the trace permitted. Figure 15 plots PCB trace current vs PCB trace width for 1oz (T = 1.4mils) and 2oz (T = 2.8mils) copper for less than 10°C temperature rise (this graph provides a conservative maximum trace current estimate based on the ANSI IPC2221 standard).




Figure 15. PCB Trace Current vs Trace Width (<10°C Temperature Rise)

Example: Design a 2oz copper PCB trace sense resistor to compensate for wire voltage drop for an $I_{LOAD(MAX)}$ of 10A.

A V_{SENSE} of 60mV is large enough to minimize the compensating IOUT current error due to the input offset voltage of the LT6110.

$$R_{PCB} = \frac{V_{SENSE}}{I_{LOAD(MAX)}} = \frac{60mV}{10A} = 6m\Omega$$

Using Figure 15, the 2oz copper minimum trace width for 10A is 150mils. This sets the current handling capability of the trace.

The resistance of the trace resistor is set by the length of the trace. Each 150mil wide square of 2oz copper will have a resistance of $0.25m\Omega$. A total resistance of $6m\Omega$ will require 24 squares ($6m\Omega/0.25m\Omega/square$). The length of the PCB trace will then be $24sq \times 150mils$ or 3.6 inches.

A serpentine layout can be used to reduce the footprint of R_{PCB}. Figure 16 shows a serpentine layout for a $6m\Omega$ PCB sense resistor and the V_{SENSE} connections to the LT6110. The corners of the serpentine resistor count as 3/4 of a square. In Figure 16, R_{PCB} consists of six 3.5 square rectangular traces (two whole squares and two 3/4 squares). The R_{PCB} six rectangular traces equal 21 0.15in \times 0.15in squares. Using a 2oz copper trace the resistance of the 21 squares is $5.25m\Omega$ at 25° C ($21 \cdot 0.25m\Omega$ per square). An additional very small trace resistance is due to the 0.015in \times 0.15in trace that connects the rectangular




Figure 16. LT6110 and PCB Trace Resistor Layout

traces at the top and bottom corner squares. There are five connecting traces and their total resistance is $0.125m\Omega$ ([0.015 inch/0.15 inch] • $0.25m\Omega$ • 5).

Temperature Errors

In addition to the initial errors at 25°C the errors due to a temperature variation must be included. The ambient temperature variation of the LT6110 and the wire can have the following cases: The LT6110 and wire are at the same temperature, the LT6110 and wire are at much different temperatures or the temperature of the LT6110 circuit is known and the wire temperature can only be approximated. The design procedure targets a load voltage equal to $V_{REG(NOM)}$ at maximum load current and cancels V_{DROP} by setting $I_{IOUT} \bullet R_F = V_{DROP}$. If, over the specified temperature range, $\{I_{IOUT} \bullet R_F - V_{DROP}\}$ is not zero volts, then there will be an error to the expected load voltage at maximum load current (for example, if $V_{LOAD} = 5V$ at 25°C and at 75°C $\{I_{IOUT} \bullet R_F - V_{DROP}\}$ is 5mV then the V_{LOAD} error is 100 \bullet (5mV/5V) = 0.1%).

Since $I_{IOUT} = V_{SENSE}/R_{IN}$, the temperature errors must include the errors due to R_{IN} , R_{SENSE} and V_{OS} .

The error sources due to temperature of an LT6110 circuit are:

The IOUT current error vs temperature coefficient is -50ppm/°C

The V_{OS} temperature coefficient is $\pm 1\mu V/^{\circ}C$

The R_{IN} and R_F resistors temperature coefficient is $\pm 100 ppm/^{\circ}C$

The internal R_{SENSE} resistor temperature coefficient is $+3400 ppm/^{\circ}C$

An additional temperature error is due to R_{WIRE}. The copper wire temperature coefficient is +3900ppm/°C

The IOUT current, V_{OS} , R_{IN} and R_F errors are small compared to the errors of the internal R_{SENSE} and R_{WIRE} . For a 50°C temperature rise the IOUT current, V_{OS} , R_{IN} and R_F resistor error is 0.25%, 50 μ V and 0.5% respectively and the internal R_{SENSE} and R_{WIRE} error is 17% and 19.5% respectively.

Using the example of $V_{LOAD}=5V$, $I_{LOAD}=2A$, $I_{IOUT}=71.2\mu A$, $R_F=10k$, $R_{IN}=562\Omega$ and $R_{WIRE}=0.336\Omega$ the V_{LOAD} error due to the following three example cases is calculated:

/ LINEAR

Case 1: LT6110 and the wire are at 75°C and the V_{LOAD} error is -0.36%. If the R_{SENSE} temperature coefficient matches the wire's temperature coefficient of 3900ppm/°C then the V_{LOAD} error is reduced. Using the copper wire resistance of an inductor as an R_{SENSE} external the V_{LOAD} error is reduced to -0.025%.

Case 2: The LT6110 is at 75°C, the wire is at 25°C and the V_{LOAD} error is 2.3%. The 2.3% error is mostly due to the internal R_{SENSE} temperature coefficient. Using an external ± 100 ppm/°C R_{SENSE} reduces the V_{LOAD} error to ± 0.05 %. In addition, using a thermistor across R_{IN} to increase the IOUT current as the temperature increases can reduce the temperature induced V_{LOAD} error.

Case 3: The LT6110 is at 25°C, the wire is at 75°C and the V_{LOAD} error is -2.6%. The error is due only to the copper wire resistance increase vs temperature. The Case 3 error can be reduced by designing for the maximum R_{WIRE} at a specified temperature. Copper wire specifications from a reliable manufacturer are required.

The maximum current per wire is a function of the wire temperature rise due to current, the maximum wire insulation temperature and the number of cable wires (refer to the Copper Wire Information section).

Table 4 is a random list of AWG wire resistance versus current based on lab measurements.

Copper Wire Information

The wire used in the power distribution of electronic systems is annealed (heated and cooled) copper wire and is specified for its resistance per unit length, weight per unit mass and current capacity. In the American Wire Gauge standard, AWG is the gauge number and corresponds to the diameter of a solid wire (as the gauge number increases the wire diameter decreases, the wire resistance increases and the current capacity decreases). Stranded copper wire is an insulated bundle of packed and twisted bare solid strands and its resistance, weight or cost depends on the type of coating (tin, silver or nickel) and stranding options (how the strands are grouped and twisted). The stranded wire's flexibility is useful for building and routing wire harness. The current capacity of copper wire is inversely proportional to its gauge number, number of wire conductors and operating temperature (increasing gauge, conductors and temperature, decreases current capacity). In addition the wire insulation temperature rating determines the maximum operating current (typical insulation ratings range from 80°C to 200°C).

Copper wire resistance increases directly with operating temperature. The temperature coefficient of copper α is equal to 0.0039/°C at 20°C (a useful linear approximation from 0°C to 100°C). If R_{LOW} is the resistance at a T_{LOW} temperature and R_{HIGH} is the resistance at a T_{HIGH}

Table 4. A Random List of Wire Resistance vs Current at 20°C

	AWG 18 Strands/gauge 16/30	AWG 20 Strands/gauge 7/28	AWG 22 Strands/gauge 7/30	AWG 24 STRANDS/GAUGE 19/36	AWG 26 STRANDS/GAUGE 19/38	AWG 28 STRANDS/GAUGE 7/36	AWG 30 STRANDS/GAUGE 7/38
Current (AMPS)	R _{WIRE} (mΩ/ft)	R _{WIRE} (mΩ/ft)	R _{WIRE} (mΩ/ft)	R _{WIRE} (mΩ/ft)	R _{WIRE} (mΩ/ft)	R _{WIRE} (mΩ/ft)	R _{WIRE} (mΩ/ft)
1	6.53	9.61	15.42	22.47	37.97	62.31	102.36
2	6.54	9.63	15.51	22.66	38.41	63.32	109.14
3	6.56	9.68	15.66	22.99	39.08	65.23	
4	6.59	9.73	15.84	23.38	40.21		
5	6.62	9.82	15.99	23.78			
6	6.65	9.90	16.32				
7	6.71	10.02					
8	6.79	10.15					
9	6.83						
10	6.91						

Downloaded from Arrow.com

temperature then the wire's resistance vs temperature is:

$$R_{HIGH} = R_{LOW} \bullet (1 + \alpha \bullet (T_{HIGH} - T_{LOW})).$$

An approximation to the temperature rise in a wire due to current can be derived from the wire's resistance vs temperature equation using the wire's resistance increase vs safe operating current. If R_{LOW} is the wire resistance at a low current and R_{HIGH} is the wire resistance at a higher current and T_{RISE} is equal to $T_{HIGH} - T_{LOW}$ then the temperature rise in a wire is:

$$T_{RISF}$$
 (°C) = 256.4 • (R_{HIGH}/R_{I OW} - 1).

Table 4 is a list of measured copper wire resistance versus current at 20°C for an arbitrary group of 18AWG to 30AWG wires.

Example: Find the wire temperature rise for 3A flowing in a 28AWG wire. The 28AWG wire on Table 4 has $62.31 m\Omega/ft R_{LOW}$ resistance at 1A and $65.23 m\Omega/ft R_{HIGH}$ resistance at 3A.

 T_{RISF} for 3A is equal to 256.4 • (65.23/62.31 – 1) = 12°C.

An LT6110 wire drop compensation design requires reliable information of wire resistance and current capacity. Published copper wire tables are a convenient quick-start guide to copper wire information. However accurate copper wire data is obtained by actual measurements of samples of copper wire to be used from a reputable manufacturer. A statistically small sample of copper wire is sufficient for measurements (the average measured mass resistivity deviation of a large sample of copper wire is only $\pm 0.26\%$).

The International Annealed Copper Standard of mass resistivity is:

153.28 •
$$10^{-6}(\Omega$$
-kg)/m² in Metric and

31.39 •
$$10^{-6}(\Omega$$
-lb)/ft² in English units.

Mass resistivity is the product of Resistance/Length and Mass/Length and is useful for estimating the weight of copper wire required and its cost (the cost of copper wire depends on its weight and the price fluctuation of copper in the commodities market).

The weight of copper wire is:

153.28 • 10^{-6} (Length in m^2)/(Resistance in Ω) in kilograms or $31.39 • 10^{-6}$ (Length in ft^2)/(Resistance in Ω) in pounds.

Example: Find the weight of one hundred thousand feet of 18AWG wire and compare it to the weight of a 24AWG wire:

Table 4 shows $6.5m\Omega/ft$ for 18AWG and $22.43m\Omega/ft$ for 24AWG.

The weight of the 18AWG wire is:

$$(31.39 \cdot 10^{-6}) \cdot [(100000)^2/(6.5 \cdot 10^{-3} \cdot 100000)] = 483 \text{ pounds.}$$

The weight of the 24AWG wire is:

$$(31.39 \cdot 10^{-6}) \cdot [(100000)^2/(22.43 \cdot 10^{-3} \cdot 100000)]$$

= 141 pounds.

The weight of the 18AWG is 3.4× the weight of the 24AWG.

Using an LT6110 simplifies wire drop compensation and provides the option to specify the smallest size and lowest cost of copper wire.

The US Department of Commerce, National Bureau of Standards Handbook 100 is a comprehensive source of copper wire information.

Power Dissipation

The LT6110 power dissipation is at a minimum for I_{+IN} 100 μ A or less. If the I_{+IN} current is at its specified maximum of 1mA or greater then the maximum power dissipation and operating temperature must be considered. The LT6110 power dissipation is the sum of three components:

V_{IOUT} • I_{IOUT},

 $V_{REG} \bullet (I_{+IN} + I_{SUPPLY})$ and

I_{LOAD}² • R_{SENSE} (if the internal R_{SENSE} is used)

Example of an extreme power dissipation case:

$$V_{RFG} = 50V, I_{+IN} = 1mA.$$

$$V_{IOUT} = 36V$$
, $I_{IOUT} = 1$ mA,

 $I_{SUPPLY} = 2.7 \text{mA} (I_{SUPPLY} \text{ is a function of } I_{+IN}. \text{ See the } I_{SUPPLY} \text{ vs } I_{+IN} \text{ plot under Typical Performance Characteristics}).$

$$I_{LOAD}$$
 = 2A and R_{SENSE} = 20m Ω

Calculate LT6110 power dissipation:

Power =
$$36 \cdot 0.001 + 50 \cdot (0.001 + 0.0027) + 2^2 \cdot 0.02$$






Figure 17. LT6110 Power Dissipation

The maximum operating ambient temperature T_{AMAX} is equal to $T_{JMAX} - \theta_{JA} \bullet Power$.

 T_{JMAX} is 150°C and θ_{JA} is 195°C/W for a TSOT-23 package and

 T_{JMAX} is 150°C and θ_{JA} is 80.6°C/W for a DFN package.

 $T_{AMAX} = 150$ °C - 0.301W • 195°C/W = 91°C for the TSOT-23 package and

 $T_{AMAX} = 150$ °C - 0.301W • 80.6°C/W = 126°C for the DFN package.

Limiting the Regulator Boost Voltage (V_{REGMAX})

In some wire drop compensation applications it may be necessary to limit the maximum voltage at the regulator output to ensure the safe operation of all load circuitry. Adding a resistor, R_{IOUT} , in series with the output pin limits the maximum compensation current. This in turn limits the maximum voltage boosting at the regulator output, V_{REGMAX} . The increasing I_{IOUT} current through R_{IOUT} drops the voltage at the IOUT pin to a minimum level and limits the maximum IOUT current (refer to the Minimum IOUT to IMON Voltage vs Temperature graph under Typical Performance Characteristics). If the limited IOUT current is greater than 1mA, a $0.1\mu F$ capacitor should be placed from the IOUT pin to ground to ensure stable operation. The R_{IOUT} resistor limits the regulator's voltage to an arbitrary value higher than $V_{LOAD} + R_{FA} \bullet I_{IOUT}$.

Design Procedure:

1. Select a V_{REGMAX} voltage > V_{LOAD} + R_{FA} • I_{IOUT}.




Figure 18. Limiting Regulator Voltage Boost (V_{REGMAX})

2. Calculate R_{IOUT}:

$$R_{IOUT} = \frac{\left(V_{LOAD} - \frac{R_{FA}}{R_{G}} \bullet V_{FB}\right) \bullet R_{FA}}{V_{REGMAX} - V_{LOAD}}$$

Example: Limit the output of a 5V regulator to less than 6V.

 $V_{I,OAD} = 5V$, $I_{I,OADMAX} = 2A$ and $I_{IOUT} = 100\mu A$.

 R_{FA} = 6.49k, R_{FB} = 422k and R_{G} = 80.6k, R_{IN} = 402 $\Omega,\,V_{FB}$ = 0.79V (Figure 4).

Calculate R_{IOUT}:

$$R_{\text{IOUT}} = \frac{\left(5 - \frac{6490}{80600} \bullet 0.79\right) \bullet 6490}{6 - 5}$$

 $R_{IOUT} = 32k$ and $5.649V \le V_{REGMAX} \le 6V$.

Limiting VIOLIT

The absolute maximum voltage at the IOUT pin (V_{IOUT}) is 36V. If V_{IOUT} is greater than 36V then a Zener diode from the IOUT pin to the regulator resistors and a resistor from the IOUT pin to V^- can limit the V_{IOUT} voltage to \leq 36V. The Zener diode voltage, V_{ZENER} , is typically specified as a nominal voltage with a minimum and a maximum. For limiting V_{IOUT} , use the minimum Zener voltage rating, $V_{ZENERMIN}$. $V_{ZENERMIN}$ is typically specified at a current of 2mA to 5mA and at the low LT6110 I_{IOUT} currents (\leq 1mA), the actual $V_{ZENERMIN}$ can be up to 2V less than the minimum voltage listed in a diode data sheet. Therefore select a Zener diode with a minimum voltage at least 2V



Downloaded from Arrow.com




Figure 19. Limiting the Voltage at the IOUT Pin ($V_{OUT} \le 36V$)

greater than the calculated V_{ZENERMIN} voltage.

$$V_{ZENERMIN} \ge V_{REGMAX} - \left(\frac{V_{IOUT} + I_{IOUT} \cdot R_{FA} +}{\frac{R_{FA}}{R_G} \cdot V_{FB}}\right)$$

V_{REGMAX} = V_{LOAD} + I_{LOADMAX} • (R_{SENSE} + R_{WIRE}).

Example: Limit V_{IOUT} to 20V.

 $V_{LOAD} = 48V$ and $I_{LOADMAX} = 2A$, $R_{WIRE} = 1\Omega$.

 R_{SENSE} = 20m Ω , R_{FA} = 20.5k, R_{FB} = 453k, R_{G} = 12.4k, R_{IN} = 402 Ω , V_{FB} = 1.223V, I_{IOUT} = 100 μ A.

Calculate $V_{REGMAX} = 48 + 2(0.02 + 1) = 50.04V$.

Calculate V_{ZENERMIN}:

$$V_{\text{ZENERMIN}} \ge 50.04 - \begin{pmatrix} 20 + (100 \cdot 10^{-6}) \cdot \\ (20.5 \cdot 10^{3}) + \\ \frac{20.5 \cdot 10^{3}}{12.4 \cdot 10^{3}} \cdot 1.223 \end{pmatrix}$$

 $V_{ZENERMIN} = 26V.$

The minimum Zener diode voltage must be ≥28V.

Setting the Wire Compensation Threshold

With light load currents, wire drop compensation may not be desirable. An additional resistor, R_{IN2} , from the +IN pin to ground provides the option to set a load current




Figure 20. Setting the Wire Drop Compensation Threshold

threshold, $I_{LOADCOMP}$, for the start of wire drop compensation. When the load current is equal to $I_{LOADCOMP}$ the maximum error in voltage at the load occurs. For I_{LOAD} greater than $I_{LOADCOMP}$ the error in voltage at the load decreases to zero at $I_{LOADMAX}$.

Design Procedure:

- 1. Choose a threshold current.
- 2. Calculate R_{IN1} and R_{IN2}:

$$R_{IN1} = \frac{I_{LOADMAX} \cdot R_{SENSE}}{I_{IOUT}} - \frac{\frac{V_{LOAD} + I_{LOADMAX} \cdot R_{WIRE}}{I_{IOUT}}}{\frac{V_{LOAD}}{I_{LOADCOMP} \cdot R_{SENSE}}} - 1$$

$$R_{IN2} = \left(\frac{V_{LOAD}}{I_{LOADCOMP} \cdot R_{SENSE}} - 1\right) \cdot R_{IN1}$$

Example: Design the start of wire drop compensation at 1A.

 V_{LOAD} = 5V, $I_{LOADMAX}$ = 3.5A, R_{WIRE} = 0.25 Ω , R_{SENSE} = 25m Ω and I_{IOUT} = 100 μA .






Figure 21. An LT6110 with a µModule Regulator

- 1. $I_{I \cap ADCOMP} = 1A$.
- 2. Calculate R_{IN1} and R_{IN2} : R_{IN1} = 576 Ω and R_{IN2} = 115k. At $I_{I, OAD}$ = 1A $V_{I, OAD}$ = 4.75V and at $I_{I, OAD}$ = 3.5A V_{LOAD} = 5V.

Wire Drop Compensation Using a µModule Regulator

Typically a μ Module® regulator contains a resistor (R_{INT}) from the regulator's output to the error amplifier's input. The μ Module resistor is inaccessible and is in parallel to the external feedback resistor (R_F) required for wire drop compensation with an LT6110 (the R_{INT} value is listed in the μ Module regulator data sheet).

Design Procedure:

- 1. Choose the compensation current I_{IOUT} (100 μ A typically).
- 2. Calculate R_F , R_G and R_{IN} .

$$R_{F} = \frac{R_{INT} \bullet \frac{I_{LOAD}}{I_{IOUT}} \bullet (R_{SENSE} + R_{WIRE})}{R_{INT} - \frac{I_{LOAD}}{I_{IOUT}} \bullet (R_{SENSE} + R_{WIRE})}$$

$$R_{G} = \frac{R_{F} \bullet R_{INT}}{(R_{F} + R_{INT})} \bullet \frac{V_{FB}}{(V_{REG} - V_{FB})}$$

$$R_{IN} = \frac{I_{LOAD} \bullet R_{SENSE}}{I_{IOUT}}$$

Example: Use 24ft, 18AWG wire to regulate a 3V, 10A load, using an LTM4600 μ Module regulator.

 R_{INT} of LTM4600 is 100k and the feedback voltage $V_{FB} = 0.6V$.

The R_{WIRF} of 24ft, 18AWG is 0.15Ω .

The R_{SFNSF} resistor is a $6m\Omega$ PCB trace.

 $I_{LOAD} = 10A$ and set $I_{IOUT} = 100\mu A$.

Calculate R_F, R_G and R_{IN}.

For I_{IOUT} = 100µA, R_{IN} = (10 • 0.006)/0.0001 = 600 Ω and to the nearest 1% resistor R_{IN} = 604 Ω .

If $R_{IN}=604\Omega$ then $I_{IOUT}=99.34\mu A$ [$I_{IOUT}=(I_{LOAD} \bullet R_{SENSE}/R_{IN})].$

$$R_{F} = \frac{10^{5} \cdot \frac{10}{99.34 \cdot 10^{-6}} \cdot (0.006 + 0.15)}{10^{5} - \frac{10}{99.34 \cdot 10^{-6}} \cdot (0.006 + 0.15)}$$

 $R_F = 18.7k$ (to the nearest 1% value).

$$R_{G} = \frac{\left(18.7 \cdot 10^{3}\right) \cdot 10^{5} \cdot 0.6}{\left(18.7 \cdot 10^{3} + 10^{5}\right) \cdot \left(3 - 0.6\right)}$$

 $R_G = 3.92k$ (to the nearest 1% value).

Regulator Loop Stability

A regulator's control loop response is optimized for a variety of load, input voltage and temperature conditions. Adding an LT6110 to a regulator circuit does not disturb control loop stability. However an LT6110 adds a pole that reduces the loop's phase margin. The effect of the LT6110 pole in the loop is easily compensated by a zero in the feedback divider.

Figure 22 shows a small-signal model for a current mode buck regulator with an LT6110 in the control loop. The open loop transfer function from the error amplifier output (V_C), to the modulator output (V_{REG}), to the feedback divider output (V_{FB}) is: (V_{REG}/V_C) (V_{FB}/V_{REG}) (V_C/V_{FB}).

The loop's DC gain is equal to the product of the modulator gain $(g_m \bullet R_{LOAD})$, the error amplifier gain $(g_e \bullet R_e)$ and the feedback ratio (V_{REF}/V_{REG}) .

The overall regulator control loop frequency response is determined by a combination of several poles and zeros. Loop compensation is provided by the R1 and C1 zero at the error amplifier's output. This zero adds a



BUCK REGULATOR MODEL




Figure 22. A Small-Signal Model: Current Mode Buck Regulator with an LT6110

positive-going phase near the loop's crossover frequency and is adjusted for an optimum phase margin. Regulator loop compensation, transient response and stability are covered in depth in AN76.

An LT6110 in the control loop introduces a pole near 160kHz (from the Typical Performance Curves) and this pole reduces the loop's optimized phase margin resulting in load transient overshoot and possibly ringing. Adding a capacitor, C_{COMP} in parallel with the regulator's feedback resistance, R_{FA} introduces a zero to compensate the

effects of the LT6110 pole. The frequency of the R_{FA} and C_{COMP} zero is best adjusted during a load transient test.

Start with a C_{COMP} value for a zero equal to or less than 160kHz (the LT6110 pole), then increase C_{COMP} for a load transient that settles with minimal overshoot or ringing.

Figure 23 shows an LT3980 buck regulator with an LT6110 circuit used for transient response testing and with the added zero to restore the loop's phase margin. During the circuit's load transient testing, a C_{COMP} value of 1nF




Figure 23. Load Transient Response Test Circuit Using an LT3980 Buck Regulator with an LT6110

/ LINEAR

produces a load transient that settles without overshoot or ringing (a 10% C_{COMP} tolerance is adequate). An optional connection for C_{COMP} is in parallel with R_{FA} and R_{FB} (from V_{REG} to V_{FB}) to reduce the C_{COMP} value for the smallest capacitor size.

Figures 24a through 24c illustrate a typical loop optimization procedure when an LT6110 is included in the regulator's loop.

Figure 24a shows a load transient response of the LT3980 buck regulator with an optimum phase margin without line drop compensation. The load transient settles without



Figure 24b shows a load transient response of the LT3980 buck regulator with LT6110 line drop compensated load voltage. The load transient has an overshoot due to the LT6110 decreasing the phase margin.

Figure 24c shows a load transient response of the LT3980 buck regulator with an LT6110 and with a C_{COMP} capacitor added to compensate for the LT6110 in the loop. The load transient settles without overshoot as the phase margin is restored.




Figure 24a. Transient Response of Buck Regulator without LT6110 Line Drop Compensation




Figure 24b. Transient Response Buck Regulator with an LT6110 in the Loop





Figure 24c. Capacitor C_{COMP} Compensates for the LT6110 in the Regulator's Loop

TYPICAL APPLICATIONS


LT6110 with External R $_{SENSE}$ and LT3690 Buck Regulator at 3.3V



WIRE DROP COMPENSATION: $V_{LOAD}=3.3V$, $I_{LOADMAX}=4A$, USING 10ft, 24AWG WIRE. MEASURED V_{LOAD} REGULATION FOR $0 \le I_{LOAD} \le 4A$ AT 25°C: WITHOUT COMPENSATION: $\Delta V_{LOAD}=1000mV$ (250mV/A)

WITH COMPENSATION: $\Delta V_{LOAD} = 16 \text{mV} (4 \text{mV/A})$

LT6110 with External R_{SENSE} and LT3690 Buck Regulator at 5V




WIRE DROP COMPENSATION: $V_{LOAD}=5V$, $I_{LOADMAX}=4A$, USING 20ft, 24AWG WIRE. MEASURED V_{LOAD} REGULATION FOR $0 \le I_{LOAD} \le 4A$ AT 25°C: WITHOUT COMPENSATION: $\Delta V_{LOAD}=2000mV$ (500mV/A) WITH COMPENSATION: $\Delta V_{LOAD}=24mV$ (6mV/A)




TYPICAL APPLICATIONS

LT6110 with External PCB R_{SENSE} and LTM4600 µRegulator at 3V



Wire Drop Compensation Circuit if V+ of LT6110 is <2V




WIRE DROP COMPENSATION: V_{LOAD} = 1.2V, $I_{LOADMAX}$ = 10A, USING 12ft, 18AWG WIRE. (ONE WIRE TO A LOAD SHARING THE REGULATOR'S GROUND). MEASURED V_{LOAD} REGULATION FOR $0 \le l_{LOAD} \le 10$ A AT 25° C: without compensation: $\Delta V_{LOAD} = 1000$ mV (100mV/A) with compensation: $\Delta V_{LOAD} = 80$ mV (8mV/A)



TYPICAL APPLICATIONS

LT6110 with External R_{SENSE} and LTC3789 Buck-Boost Regulator at 12V




PACKAGE DESCRIPTION

6. JEDEC PACKAGE REFERENCE IS MO-193

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

TS8 Package 8-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1637 Rev A)




Downloaded from **Arrow.com**.


PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

(Reference LTC DWG # 05-08-1719 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED




- NOTE:
- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	11/13	Maximum Amplifier Bias Current changed from 200nA to 100nA	3
		Addition of Minimum Input Voltage graph	7
		Edits to Compensating an Output Referred Adjustable Voltage Regulator section	16
		Edits to Error Sources section	18, 19, 20
		Title added – Wire Drop Compensation Using a Micromodule Regulator	29
		Edits to schematic LT6110 with External PCB R _{SENSE} and LTM4600 μModule Regulator at 3V	33
		Replaced schematic LT6110 with External PCB R_{SENSE} and LTM4600 μ Module Regulator at 1.8V with new circuit, Wire Drop Compensation Circuit if V ⁺ of LT6110 < 2V	33
		Edits to schematic LT6110 with Internal R _{SENSE} and LT3975 Buck Regulator at 3.3V	38

TYPICAL APPLICATION

LT6110 with Internal R_{SENSE} and LT3975 Buck Regulator at 3.3V



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1787	Bidirectional High Side Current Sense Amplifier	2.7V to 60V, 75µV Offset, 60µA Quiescent, 8V/V Gain
LTC4150	Coulomb Counter/Battery Gas Gauge	Indicates Charge Quantity and Polarity
LT6100	Gain-Selectable High Side Current Sense Amplifier	4.1V to 48V, Gain Settings: 10, 12.5, 20, 25, 40, 50V/V
LTC6101	High Voltage High Side Current Sense Amplifier	Up to 100V, Resistor Set Gain, 300μV Offset, SOT-23
LTC6102	Zero Drift High Side Current Sense Amplifier	Up to 100V, Resistor Set Gain, 10μV Offset, MSOP8/DFN
LTC6103	Dual High Side Current Sense Amplifier	4V TO 60V, Resistor Set Gain, 2 Independent Amps, MSOP8
LTC6104	Bidirectional High Side Current Sense Amplifier	4V TO 60V, Separate Gain Control for Each Direction, MSOP8
LT6105	Precision Rail-to-Rail Input Current Sense Amplifier	-0.3V to 44V Input Range, 300μV Offset, 1% Gain Error
LT6106	Low Cost High Side Current Sense Amplifier	2.7V to 36V, 250µV Offset, Resistor Set Gain, SOT23
LT6107	High Temperature High Side Current Sense Amplifier	2.7V to 36V, -55°C 150°C, Fully Tested: -55°C, 25°C, 150°C
LT6700	Dual Comparator with 400mV Reference	1.4V to 18V, 6.5µA Supply Current
LT4180	Virtual Remote Sense Controller	Automatically Detects Line Impedance to Improve Load Regulation