

Dual 12-Bit nanoDAC with ±10 ppm/°C On-Chip Reference

AD5623R-EP

FEATURES

Low power, smallest pin-compatible, dual nanoDAC: 12 bits User-selectable external or internal reference **External reference default** On-chip 2.5 V, ±10 ppm/°C reference 10-lead MSOP 4.5 V to 5.5 V power supply Guaranteed monotonic by design Power-on reset to zero scale Per channel power-down Serial interface up to 50 MHz Hardware LDAC and CLR functions

ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC) Extended temperature range: -55°C to +105°C **Controlled manufacturing baseline** One assembly/test site One fabrication site **Enhanced product change notification Qualification data available on request**

APPLICATIONS

Process control Data acquisition systems

GENERAL DESCRIPTION

The AD5623R-EP, a member of the nanoDAC[®] family, is a low power, dual 12-bit buffered voltage output digital-to-analog converter (DAC) that operates from a single 4.5 V to 5.5 V supply and is guaranteed monotonic by design.

The AD5623R-EP has an on-chip 2.5 V reference giving a maximum full-scale output of 5 V. The on-chip reference is off at power-up, allowing the use of an external reference.

The AD5623R-EP incorporates a power-on reset circuit that ensures that the output of the DACs powers up to 0 V and remains there until a valid write takes place. The AD5623R-EP contains a power-down feature that reduces the current consumption of the device to 0.48 µA at 5 V and provides software-selectable output loads while in power-down mode.

The low power consumption of this device in normal operation makes it ideally suited to portable, battery-operated equipment.


The AD5623R-EP uses a versatile, 3-wire serial interface that operates at clock rates of up to 50 MHz, and is compatible with standard SPI, QSPI[™], MICROWIRE[™], and DSP interface standards. The on-chip precision output amplifier enables railto-rail output swing to be achieved. Additional application and technical information can be found in the AD5623R data sheet.

PRODUCT HIGHLIGHTS

- Dual 12-Bit DAC. 1.
- On-Chip 2.5 V, ±10 ppm/°C Reference. 2.
- Available in 10-Lead MSOP. 3.
- 4. Low Power. Typically consumes 1.25 mW at 5 V. 4.5 µs maximum settling time.

Table 1. Related Device

| Part No. | Description |
|----------|--|
| AD5623R | 2.7 V to 5.5 V, dual 12-bit <i>nano</i> DAC, with external reference |



FUNCTIONAL BLOCK DIAGRAM

Rev. A

Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2015 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

2105-001

TABLE OF CONTENTS

| Features | . 1 |
|---------------------------|-----|
| Enhanced Product Features | . 1 |
| Applications | . 1 |
| General Description | . 1 |
| Product Highlights | . 1 |
| Functional Block Diagram | . 1 |
| Revision History | . 2 |
| Specifications | . 3 |
| AC Characteristics | . 4 |
| Timing Characteristics | . 4 |

REVISION HISTORY

| 9/15—Rev. 0 to Rev. A |
|---|
| Changes to Features Section1 |
| Added Enhanced Product Features Section1 |
| Change to Table 5 |
| Changes to Using a Reference as a Power Supply Section and |
| Figure 33 |
| Deleted Terminology Section13 |
| Deleted Theory of Operation Section, Digital-to-Analog |
| Architecture Section, Figure 33; Renumbered Sequentially, |
| Resistor String Section, Output Amplifier Section, Figure 34, |
| Internal Reference Section, External Reference Section, and |
| Serial Interface Section15 |
| Deleted Input Shift Register Section, Table 7; Renumbered |
| Sequentially, Table 8, SYNC Interrupt Section, Power-On Reset |
| Section, Software Reset Section, Table 9, Figure 35, and |
| Figure 36 16 |
| Deleted Power-Down Modes Section, Table 10 to Table 13, and |
| Figure 3 <u>7</u> |
| Deleted LDAC Function Section, Synchronous LDAC Section, |
| Asynchronous LDAC Section, Table 14 to Table 16, and Internal |
| Reference Setup Section |
| Deleted Microprocessor Interfacing Section, AD5623R-EP to |
| Blackfin® ADSP-BF53x Interface Section, Figure 38, AD5623R-EP |
| to M68HC11/MC68L11 Interface Section, Figure 39, AD5623R-EP |
| to 80C51 Interface Section, Figure 40, AD5623R-EP to |
| MICOWIRE Interface Section, and Figure 4119 |
| Deleted Power Supply Bypassing and Grounding Section 20 |

4/14—Revision 0: Initial Version

| Absolute Maximum Ratings | 6 |
|---|----|
| ESD Caution | 6 |
| Pin Configuration and Function Descriptions | 7 |
| Typical Performance Characteristics | 8 |
| Applications Information | 13 |
| Using a Reference as a Power Supply | 13 |
| Outline Dimensions | 14 |
| Ordering Guide | 14 |

SPECIFICATIONS

 $V_{DD} = 4.5 \text{ V}$ to 5.5 V; $R_L = 2 \text{ k}\Omega$ to GND; $C_L = 200 \text{ pF}$ to GND; $V_{REFIN}/V_{REFOUT} = V_{DD}$; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.

| Parameter ¹ | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-------|------|-----------------|----------|---|
| STATIC PERFORMANCE ² | | | | | |
| Resolution | 12 | | | Bits | |
| Relative Accuracy, INL | | ±1 | ±1.5 | LSB | |
| Differential Nonlinearity, DNL | | | ±1 | LSB | Guaranteed monotonic by design |
| Zero-Scale Error | | +2 | +12 | mV | All 0s loaded to DAC register |
| Offset Error | | ±1 | ±12 | mV | |
| Full-Scale Error | | -0.1 | ±1 | % of FSR | All 1s loaded to DAC register |
| Gain Error | | | ±1.5 | % of FSR | |
| Zero-Scale Error Drift | | ±2 | | μV/°C | |
| Gain Temperature Coefficient | | ±2.5 | | ppm | Of FSR/°C |
| DC Power Supply Rejection Ratio | | -100 | | dB | DAC code = midscale; $V_{DD} = 5 V \pm 10\%$ |
| DC Crosstalk | | | | | |
| External Reference | | 10 | | μV | Due to full-scale output change; $R_L = 2 \text{ k}\Omega$ to GND or V_{DD} |
| | | 10 | | μV/mA | Due to load current change |
| | | 5 | | μV | Due to powering down (per channel) |
| Internal Reference | | 25 | | μV | Due to full-scale output change; $R_L = 2 \text{ k}\Omega$ to GND or V_{DD} |
| | | 20 | | μV/mA | Due to load current change |
| | | 10 | | μV | Due to powering down (per channel) |
| OUTPUT CHARACTERISTICS ³ | | | | | |
| Output Voltage Range | 0 | | VDD | V | |
| Capacitive Load Stability | | 2 | | nF | $R_L = \infty$ |
| | | 10 | | nF | $R_L = 2 k\Omega$ |
| DC Output Impedance | | 0.5 | | Ω | |
| Short-Circuit Current | | 30 | | mA | $V_{DD} = 5 V$ |
| Power-Up Time | | 4 | | μs | Coming out of power-down mode; $V_{DD} = 5 V$ |
| REFERENCE INPUTS | | | | | |
| Reference Current | | 170 | 200 | μA | $V_{\text{REFIN}}/V_{\text{REFOUT}} = V_{\text{DD}} = 5.5 \text{ V}$ |
| Reference Input Range | 0.75 | | V _{DD} | V | |
| Reference Input Impedance | | 26 | | kΩ | |
| REFERENCE OUTPUT | | | | | |
| Output Voltage | 2.495 | | 2.505 | V | At ambient |
| Reference Temperature Coefficient ³ | | ±10 | | ppm/°C | |
| Output Impedance | | 7.5 | | kΩ | |
| LOGIC INPUTS ³ | | | | | |
| Input Current | | | ±2 | μA | All digital inputs |
| Input Low Voltage (V _{INL}) | | | 0.8 | V | $V_{DD} = 5 V$ |
| Input High Voltage (V _{INH}) | 2 | | | V | $V_{DD} = 5 V$ |
| Pin Capacitance | | 3 | | рF | DIN, SCLK, and SYNC |
| | | 19 | | рF | LDAC and CLR |
| POWER REQUIREMENTS | | | | · · | |
| V _{DD} | 4.5 | | 5.5 | v | |
| I _{DD} (Normal Mode) ⁴ | - | | · | | $V_{INH} = V_{DD}$ and $V_{INL} = GND$ |
| Internal Reference Off | | 0.25 | 0.45 | mA | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ |
| Internal Reference On | | 0.8 | 1 | mA | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ |
| I _{DD} (All Power-Down Modes)⁵ | | 0.48 | 1 | μA | $V_{DD} = 4.5$ V to 5.5 V, $V_{INH} = V_{DD}$ and $V_{INL} = GND$ |

¹ Temperature range = -55° C to $+105^{\circ}$ C, typical at $+25^{\circ}$ C.

² Linearity calculated using a reduced code range: Code 32 to Code 4064. Output unloaded. ³ Guaranteed by design and characterization, but not production tested.

⁴ Interface inactive. All DACs active. DAC outputs unloaded.

⁵ Both DACs powered down.

AC CHARACTERISTICS

 V_{DD} = 4.5 V to 5.5 V; R_L = 2 k Ω to GND; C_L = 200 pF to GND; V_{REFIN}/V_{REFOUT} = V_{DD} ; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

| Table 3. | | | | | | | |
|----------------------------------|-----|-----|-----|--------|--|--|--|
| Parameter ^{1, 2} | Min | Тур | Max | Unit | Test Conditions/Comments | | |
| SLEW RATE | | 1.8 | | V/µs | | | |
| FEEDTHROUGH | | | | | | | |
| Digital Feedthrough | | 0.1 | | nV-sec | | | |
| Reference Feedthrough | | -90 | | dB | $V_{REFIN}/V_{REFOUT} = 2 V \pm 0.1 V p-p$, frequency 10 Hz to 20 MHz | | |
| CROSSTALK | | | | | | | |
| Digital Crosstalk | | 0.1 | | nV-sec | | | |
| Analog Crosstalk | | 1 | | nV-sec | External reference | | |
| | | 4 | | nV-sec | Internal reference | | |
| DAC-to-DAC Crosstalk | | 1 | | nV-sec | External reference | | |
| | | 4 | | nV-sec | Internal reference | | |
| MULTIPLYING BANDWIDTH | | 340 | | kHz | $V_{\text{REFIN}}/V_{\text{REFOUT}} = 2 \text{ V} \pm 0.1 \text{ V} \text{ p-p}$ | | |
| TOTAL HARMONIC DISTORTION | | -80 | | dB | $V_{REFIN}/V_{REFOUT} = 2 V \pm 0.1 V p-p$, frequency = 10 kHz | | |
| OUTPUT CHARACTERISTICS | | | | | | | |
| Digital-to-Analog Glitch Impulse | | 10 | | nV-sec | 1 LSB change around major carry | | |
| Output Voltage Settling Time | | 3 | 4.5 | μs | $\frac{1}{4}$ to $\frac{3}{4}$ scale settling to ±0.5 LSB | | |
| Output Noise Spectral Density | | 120 | | nV/√Hz | DAC code = midscale, 1 kHz | | |
| | | 100 | | nV/√Hz | DAC code = midscale, 10 kHz | | |
| Output Noise | | 15 | | μV p-р | 0.1 Hz to 10 Hz | | |

 1 Guaranteed by design and characterization, but not production tested. 2 Temperature range = -55° C to $+105^\circ$ C, typical at $+25^\circ$ C.

TIMING CHARACTERISTICS

All input signals are specified with $t_R = t_F = 1 \text{ ns/V} (10\% \text{ to } 90\% \text{ of } V_{DD})$ and timed from a voltage level of $(V_{INL} + V_{INH})/2$. $V_{\rm DD}$ = 4.5 V to 5.5 V; all specifications $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.


| Parameter ¹ | Limit at T _{MIN} , T _{MAX} | Unit | Description |
|------------------------|--|--------|--|
| t1 ² | 20 | ns min | SCLK cycle time |
| t ₂ | 9 | ns min | SCLK high time |
| t ₃ | 9 | ns min | SCLK low time |
| t4 | 13 | ns min | SYNC to SCLK falling edge setup time |
| t ₅ | 5 | ns min | Data setup time |
| t ₆ | 5 | ns min | Data hold time |
| t ₇ | 0 | ns min | SCLK falling edge to SYNC rising edge |
| t ₈ | 15 | ns min | Minimum SYNC high time |
| t9 | 13 | ns min | SYNC rising edge to SCLK fall ignore |
| t10 | 0 | ns min | SCLK falling edge to SYNC fall ignore |
| t ₁₁ | 10 | ns min | LDAC pulse width low |
| t ₁₂ | 15 | ns min | SCLK falling edge to LDAC rising edge |
| t ₁₃ | 5 | ns min | CLR pulse width low |
| t ₁₄ | 0 | ns min | SCLK falling edge to LDAC falling edge |
| t 15 | 300 | ns max | CLR pulse activation time |

Table 4.

¹ Guaranteed by design and characterization, but not production tested.

 2 Maximum SCLK frequency is 50 MHz at V_{DD} = 2.7 V to 5.5 V.

Timing Diagram



ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 5.

| Parameter | Rating |
|-----------------------------------|--------------------------------------|
| V _{DD} to GND | –0.3 V to +7 V |
| V _{OUTx} to GND | $-0.3V$ to V_{DD} + 0.3 V |
| VREFIN/VREFOUT tO GND | -0.3 V to V_{DD} + 0.3 V |
| Digital Input Voltage to GND | -0.3 V to V_{DD} + 0.3 V |
| Operating Temperature Range | |
| Industrial | –55°C to +105°C |
| Storage Temperature Range | –65°C to +150°C |
| Junction Temperature (TJ max) | 150°C |
| Power Dissipation | $(T_J max - T_A)/\theta_{JA}$ |
| MSOP Package (4-Layer Board) | |
| θ_{JA} Thermal Impedance | 142°C/W |
| θ _{JC} Thermal Impedance | 43.7°C/W |
| Reflow Soldering Peak Temperature | |
| Pb-Free | 260 (+0/-5)°C |


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




| Pin No. | Mnemonic | Description |
|---------|-----------------|--|
| 1 | VoutA | Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. |
| 2 | VoutB | Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. |
| 3 | GND | Ground. Reference point for all circuitry on the device. |
| 4 | LDAC | Load DAC. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simultaneous update of all DAC outputs. Alternatively, this pin can be tied permanently low. |
| 5 | CLR | Asynchronous Clear Input. The CLR input is falling edge sensitive. While CLR is low, all LDAC pulses are ignored. When CLR is activated, zero scale is loaded to all input and DAC registers. This clears the output to 0 V. The device exits clear code mode on the 24th falling edge of the next write to the device. If CLR is activated during a write sequence, the write is aborted. |
| 6 | SYNC | Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC goes low, it enables the input shift register, and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24th clock cycle unless SYNC is taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC. |
| 7 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz. |
| 8 | DIN | Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 9 | V _{DD} | Power Supply Input. This device can be operated from 4.5 V to 5.5 V. Decouple the supply with a 10 μ F capacitor in parallel with a 0.1 μ F capacitor to GND. |
| 10 | VREFIN/VREFOUT | Common Reference Input/Reference Output. When the internal reference is selected, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is a reference input. |


Table 6. Pin Function Descriptions


TYPICAL PERFORMANCE CHARACTERISTICS







AD5623R-EP







SYNC SYNC SYNC SCLK SCLK Vout Vout














AD5623R-EP

Figure 25. Analog Crosstalk, Internal Reference




Figure 26. 0.1 Hz to 10 Hz Output Noise Plot, External Reference





Figure 27. 0.1 Hz to 10 Hz Output Noise Plot, Internal Reference

Rev. A | Page 11 of 16

Enhanced Product











Figure 29. Total Harmonic Distortion







APPLICATIONS INFORMATION USING A REFERENCE AS A POWER SUPPLY

Because the supply current required by the AD5623R-EP is extremely low, an alternative option is to use a voltage reference to supply the required voltage to the device (see Figure 33). This is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V or 3 V, for example, 15 V. The voltage reference outputs a steady supply voltage for the AD5623R-EP. If the ADR293-EP is used, it must supply ~500 μ A of current to the AD5623R-EP, with no load on the output of the DAC. When the DAC output is loaded, the ADR293-EP also needs to supply the current to the load. The total current required (with a 5 k Ω load on the DAC output) is

500 μ A + (5 V/5 k Ω) = 1.5 mA

The load regulation of the ADR293-EP is typically 30 ppm/mA, which results in a 45 ppm (225 $\mu V)$ error for the 1.5 mA current drawn from it. This corresponds to a 0.184 LSB error.





Figure 33. ADR293-EP as Power Supply to the AD5623R-EP

OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ¹ | Temperature Range | Accuracy | Internal Reference | Package Description | Package Option | Branding |
|--------------------|-------------------|--------------|-----------------------|---------------------|-------------------|----------|
| AD5623RSRMZ-EP-5R7 | –55°C to +105°C | ±1.5 LSB INL | 2.5 V | 10-Lead MSOP | RM-10 | DN9 |

¹ Z = RoHS Compliant Part.

NOTES

NOTES

©2014–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12105-0-9/15(A)



www.analog.com