## 18V Dual Input Micropower PowerPath Prioritizer

## DESCRIPTIOn

- Selects Highest Priority Valid Supply from Two Inputs
- Wide 1.8V to 18V Operating Range
- Internal Dual $2 \Omega, 0.5$ A Switches
- Low 3.6 A A Operating Current
- Low 320nA V2 Current When V1 Connected to OUT
- Blocks Reverse and Cross Conduction Currents
- Reverse Supply Protection to -15V
- V2 Freshness Seal/Ship Mode
- $\pm 1.5 \%$ Accurate Adjustable Switchover Threshold
- Two Auxiliary $\pm 2.3 \%$ Accurate Voltage Comparators
- Overcurrent and Thermal Protection
- Thermally Enhanced 10 -Pin $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 12-Lead Exposed Pad MSOP Packages


## APPLICATIONS

- Low Power Battery Backup
- Portable Equipment
- Point-of-Sale (POS) Equipment

The LTC ${ }^{\circledR} 4419$ is a dual input monolithic PowerPath ${ }^{\text {TM }}$ prioritizer with low operating current, that provides backup switchover for keeping critical circuitry alive during brown out and power loss conditions. Unlike diode-OR products, little current is drawn from the inactive supply even if its voltage is greater than the active supply.
Internal $2 \Omega$, current limited PMOS switches provide power path selection from a primary input (V1) or a backup input (V2) to the output. An adjustable voltage monitor set via an external resistive divider provides flexibility in setting the V1 to V2 switchover threshold. When primary input V1 drops, the ADJ monitor input causes OUT to be switched to V2. Fast non-overlap switchover circuitry prevents both reverse and cross conduction while minimizing output droop.

The LTC4419 has two auxiliary comparators with opendrain outputs that provide flexible voltage monitoring. The V2ON output indicates if V2 is powering OUT. Freshness seal mode prevents V2 battery discharge during storage or shipment.
$\boldsymbol{\mathcal { Y }}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PowerPath and ThinSOT are trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUUM RATINGS (Notes 1,2 )

Pin Currents (Note 2)
ADJ, CMP1, CMP2, CMPOUT1, CMPOUT2, V20N $-1 m A$
Operating Ambient Temperature Range LTC4419C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC44191 ........................................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Junction Temperature (Notes 4, 5)...................... $125^{\circ} \mathrm{C}$
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )
MSOP Package
$300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



10-LEAD $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ PLASTIC DFN


EXPOSED PAD (PIN 13) IS GND, MUST BE SOLDERED TO PCB

## ORDER IOFORMATIOी http://www.linear.com/product/LCC4419\#orderinfo

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC4419CDD\#PBF | LTC4419CDD\#TRPBF | LGMS | 10 -Lead ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) Plastic DFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4419IDD\#PBF | LTC4419IDD\#TRPBF | LGMS | 10 -Lead ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4419CMSE\#PBF | LTC4419CMSE\#TRPBF | 4419 | 12 -Lead Plastic Exposed Pad MSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4419IMSE\#PBF | LTC4419IMSE\#TRPBF | 4419 | 12 -Lead Plastic Exposed Pad MSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V} 1=3.6 \mathrm{~V}, \mathrm{~V} 2=3.6 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage and Currents |  |  |  |  |  |  |  |
| V1, V2 | Operating Voltage Range |  | - | 1.8 |  | 18 | V |
| IV 1 | V1 Current, V1 Powering OUT <br> V1 Current, V2 Powering OUT | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=0, \mathrm{~V} 1=8.4 \mathrm{~V}, \mathrm{~V} 2=3.6 \mathrm{~V} \\ & \mathrm{~V} 1=8.4 \mathrm{~V}, \mathrm{~V} 2=3.6 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 3.6 \\ & 500 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 800 \end{aligned}$ | $\mu \mathrm{A}$ nA |
| $l_{V 2}$ | V2 Current, V2 Powering OUT V2 Current, V1 Powering OUT V2 Current in Freshness Seal Mode | $\begin{aligned} & I_{\text {OUT }}=0, \mathrm{~V} 1=3.6 \mathrm{~V}, \mathrm{~V} 2=8.4 \mathrm{~V} \\ & \mathrm{~V} 1=3.6 \mathrm{~V}, \mathrm{~V} 2=8.4 \mathrm{~V} \\ & \mathrm{~V} 1=\mathrm{GND}, \mathrm{~V} 2=5 \mathrm{~V} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{aligned} & \hline 3.3 \\ & 320 \\ & 120 \end{aligned}$ | $\begin{gathered} \hline 6 \\ 650 \\ 220 \end{gathered}$ | $\mu \mathrm{A}$ nA nA |
| $\mathrm{R}_{0 \mathrm{~N}}$ | Switch Resistance | $\mathrm{V} 1=\mathrm{V} 2=5 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ | $\bullet$ | 1 | 2 | 5 | $\Omega$ |
| tvaLID(V1) | Input Qualification Time | V1 Rising, ADJ Rising | $\bullet$ | 34 | 64 | 94 | ms |

## Input Comparators

| $V_{\text {THA }}$ | ADJ Threshold | ADJ Falling | $\bullet$ | 1.032 | 1.047 | 1.062 | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {HYSTA }}$ | ADJ Comparator Hysteresis | ADJ Rising | $\bullet$ | 30 | 50 | 70 | mV |
| $V_{\text {THC }}$ | CMP1, CMP2 Threshold | CMP1, CMP2 Falling | $\bullet$ | 0.378 | 0.387 | 0.396 | V |
| $V_{\text {HYSTC }}$ | CMP1, CMP2 Hysteresis | CMP1, CMP2 Rising | $\bullet$ | 7.5 | 10 | 12.5 | mV |
| $t_{\text {PDA }}$ | ADJ Comparator Falling Response Time | $10 \%$ Overdrive | $\bullet$ | 4 | 7.3 | 12 | $\mu \mathrm{~s}$ |
| $t_{\text {PDC }}$ | CMP1, CMP2 Comparator Response Times | $20 \%$ Overdrive | $\bullet$ |  | 30 | 65 | $\mu \mathrm{~S}$ |

## Power Path Function

| $I_{\text {LIM }}$ | Output Current Limit | V1, V2 $=8.4 \mathrm{~V}$ | $\bullet$ | 0.5 | 1.1 | 1.6 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $V_{\text {REV }}$ | Reverse Comparator Threshold | $(\mathrm{V} 1, \mathrm{~V} 2)-\mathrm{V}_{\text {OUT }}$ for Power Path Turn-On | $\bullet$ | 25 | 50 | 75 |
| $\mathrm{I}_{\text {SWITCH }}$ | Break-Before-Make Switchover Time | $\mathrm{V} 1=\mathrm{V} 2=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ | $\bullet$ | 1 | 2.5 | 5 |

## I/O Specifications

| $\mathrm{V}_{\text {OL }}$ | Output Voltage Low, CMPOUT1, CMPOUT2 and V20N | $\begin{aligned} & I=100 \mu \mathrm{~A} \\ & I=1 \mathrm{~mA} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 15 \\ 120 \end{gathered}$ | $\begin{gathered} 50 \\ 250 \end{gathered}$ | mV mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | V20N Output High Voltage | $\mathrm{I}=-1 \mu \mathrm{~A}, \mathrm{~V} 2=5 \mathrm{~V}$ | $\bullet$ | 1.05 | 1.65 | 2.3 | V |
| $\mathrm{IOH}^{\text {I }}$ | CMPOUT1, CMPOUT2 and V2ON, Output High Leakage | CMPOUT1, CMPOUT2, V20N = 18V | $\bullet$ |  | $\pm 50$ | $\pm 150$ | nA |
| IPU(V2ON) | V20N Pull-Up Current | $\mathrm{V} 2=5 \mathrm{~V}, \mathrm{ADJ}=0 \mathrm{~V}, \mathrm{~V} 20 \mathrm{~N}=0 \mathrm{~V}$ | $\bullet$ | -2.7 | -5 | -8 | $\mu \mathrm{A}$ |
| l LEAK | ADJ, CMP1, CMP2 Leakage Current | ADJ, CMP1, CMP2 = 0V, 1.5V | $\bullet$ |  | $\pm 1$ | $\pm 5$ | nA |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All currents into pins are positive; all voltages are referenced to GND unless otherwise noted.
Note 3: These pins can be tied to voltages down to -5 V through a resistor that limits the current to less than -1 mA .

Note 4: The LTC4419 includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 5: The LTC4419 is tested under pulsed load conditions such that $T_{J} \approx T_{A}$. The junction temperature ( $T_{j}$ in ${ }^{\circ} \mathrm{C}$ ) is calculated from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ in ${ }^{\circ} \mathrm{C}$ ) and power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in Watts) according to the formula:

$$
T_{J}=T_{A}+\left(P_{D} \cdot \theta_{J A}\right)
$$

TYPICAL PERFORMARCE CHARACTERISTICS $\left(T_{A}=25^{\circ}, \mathrm{V}_{1}=\mathrm{V} 2=3.6 \mathrm{~V}\right.$ unless otherwise indicated).


LTC4419
TYPICAL PERFORMARCE CHARACTGRISTICS $\left(T A R=25^{\circ} \mathrm{C}, \mathrm{V}_{1}=\mathrm{V}_{2}=3.6 \mathrm{~V}\right.$ unless otherwise indicatede).


Switch $\mathrm{R}_{\text {ON }}$ vs Temperature


Freshness Seal Current
vs V2 Voltage and Temperature


Switchover from a Higher to a Lower Voltage


Output Voltage and Current Waveforms During Switchover


V1 Reverse Voltage Blocking with V2 Powering OUT


## PIn fUnCTIOnS

ADJ: Adjustable V1 Switchover Threshold Input. ADJ is the noninverting input to the switchover threshold comparator. If $\mathrm{V} 1 \geq 1.55 \mathrm{~V}$ and $\mathrm{ADJ} \geq 1.097 \mathrm{~V}$ for at least 64 ms , OUT is switched internally to the primary V1 input. When the ADJ input voltage is lower than 1.047 V , OUT is switched internally to V 2 , if $\mathrm{V} 2 \geq 1.55 \mathrm{~V}$. Otherwise, OUT stays unpowered. Tie ADJ via a resistive divider to V1 to set the V1 to V2 switchover voltage. Do not leave open.

CMP1: Auxiliary Comparator 1 Monitor Input. CMP1 is the noninverting input to an auxiliary comparator. The inverting input is internally connected to a 0.387 V reference. Connect CMP1 to GND when it is not used.

CMP2: Auxiliary Comparator 2 Monitor Input. CMP2 is the noninverting input to a second auxiliary comparator. The inverting input is internally connected to a 0.387 V reference. Connect CMP2 to GND when it is not used.

CMPOUT1:Auxiliary Comparator 1 Output. This open-drain comparator output is pulled low when CMP1 is below 0.387 V and during power-up, otherwise it is released. Once released, connecting a resistor between CMPOUT1 and a desired supply voltage up to 18 V causes this pin to be pulled high. Leave open if unused.
CMPOUT2: Auxiliary Comparator2 Output. This open-drain comparator output is pulled low when CMP2 is below 0.387 V and during power-up, otherwise it is released. Once released, connecting a resistor between CMPOUT1 and a desired supply voltage up to 18 V causes this pin to be pulled high. Leave open if unused.

Exposed Pad: The exposed pad is ground and must be soldered to the PCB ground plane.
GND: Device Ground.
NC: No Connection. Not internally connected.
OUT: Output Voltage Supply. OUT is a prioritized voltage output that is either connected to $\mathrm{V} 1, \mathrm{~V} 2$ or is unpowered as indicated in Table 1 of the Applications Information section. Additionally, OUT must be at least 50 mV below the input supply for a connection to that supply to be activated. Bypass with a capacitor of $1 \mu \mathrm{~F}$ or greater. See Applications Information section for bypass capacitor recommendations.

V1: Primary Power Supply. OUT is internally switched to V 1 if $\mathrm{V} 1 \geq 1.55 \mathrm{~V}$ and $\mathrm{ADJ} \geq 1.097 \mathrm{~V}$. When in freshness seal mode, applying $\mathrm{V} 1 \geq 1.55 \mathrm{~V}$ and $\mathrm{ADJ} \geq 1.097 \mathrm{~V}$ for 32 ms disables freshness seal. Bypass with $1 \mu$ F or greater. Tie to GND if unused.

V2: Backup Power Supply. V2 is valid if its voltage is $\geq 1.55 \mathrm{~V}$. OUT is internally switched to V 2 if $\mathrm{ADJ}<1.047 \mathrm{~V}$ or $\mathrm{V} 1<1.55 \mathrm{~V}$, provided V 2 is valid. Refer to Table 1 of the Applications Information section. Bypass with $1 \mu \mathrm{~F}$ or greater. Tie to GND if unused.
V20N: V2 Connected Status. V2ON is an output that is driven high with a $5 \mu \mathrm{~A}$ pull-up when the V2 to OUT power path is active. Otherwise it is driven Iow. Connect a resistor between OUT or V2 and this pin to provide additional pull-up. As this pin is used to enable freshness seal, do not force low or connect a pull-down resistor to this pin. Leave open if unused.

## fUnCTIONAL DIAGRAM



## OPERATION

The Functional Diagram shows the major blocks of the LTC4419. The LTC4419 is a PowerPath prioritizer that switches output OUT between primary (V1) and backup (V2) sources depending on their validity and priority with V1 having the highest priority. If neither supply is valid, OUT stays unpowered. A resistive divider betweenV1, ADJ and GND and comparators CUV1 and CADJ are used to monitor V1's voltage to establish validity. V1 is valid if V1 $\geq 1.55 \mathrm{~V}$ and $\mathrm{ADJ} \geq 1.097 \mathrm{~V}$ for 64 ms after V 1 rises above 1.55 V . Otherwise V 1 is invalid. V2 is valid if its voltage as monitored by comparator CUV2 is $\geq 1.55 \mathrm{~V}$. Otherwise, it is invalid. Switchover threshold is independent of relative V1 and V2 voltages, permitting V1 to be lower or higher than V2 when V1 powers OUT and vice versa.
Power connection to the output is made by enhancing back-to-back internal P-channel MOSFETs. Current passed by the MOSFETs is limited to typically 1.1A if OUT is greater than 1 V . Otherwise it is limited to 250 mA . When switching from V1 to V2, the V1 to OUT power path is first disabled and comparator CREV2 is enabled. After the OUT voltage drops 50 mV below V 2 , as detected by CREV2, OUT is then connected to V2. V2ON pulls high after switchover.

This break-before-make strategy prevents OUT from backfeeding V2. Switchover back to V1 occurs in a similar manner once V1 has been revalidated. V2ON pulls low if the V2 power path is disabled and during initial power-up when V1 or V2 is first applied.

The LTC4419 blocks reverse voltages up to -15 V when a reverse condition occurs on an inactive channel. The LTC4419 also disables a channel if the corresponding input supply falls below 1.52 V . A small $\sim 3 \mu \mathrm{~A}$ current is drawn from either the prioritized inputsupply orthe highest input supply if both input supplies are below 1.55 V . Very little current ( $\sim 320 n A$ ) is drawn from the unused supply.

The LTC4419 provides two additional comparators, CP1 and CP2, whose open-drain outputs pull low when CMP1 and CMP2 pin voltages fall below 0.387 V and during initial power-up. These comparators can be used to monitor supplies to provide early power failure warning and other useful information.

The LTC4419 can be put into a V2 freshness seal mode to prevent battery discharge during storage or shipment. The Applications Information section lists the steps to engage and disengage V2 freshness seal.

## APPLICATIONS InFORMATION

The LTC4419 is a low quiescent current 2-channel prioritizer that powers both its internal circuitry and its output OUT from a prioritized valid input supply. Unlike an ideal diode-OR, the LTC4419 does not draw current from the highest supply as long as any one supply is greater than 1.8 V . Table 1 lists the input supply from which the LTC4419 draws its internal quiescent current $I_{C C}$ and the supply to which OUT is connected after input supplies have been qualified.

Table 1. OUT and LTC4419 ICC Power Table

| INPUT VOLTAGES |  |  | OUT |  |
| :---: | :---: | :---: | :---: | :---: |
| V1 > 1.55V | ADJ > 1.097V | V2 > 1.55V |  | ICC SOURCE |
| $\mathrm{Y}^{\dagger}$ | $\mathrm{Y}^{\dagger}$ | X | V 1 | V 1 |
| X | N | Y | V 2 | V 2 |
| Y | N | N | $\mathrm{Hi}-\mathrm{Z}$ | V 1 |
| N | X | Y | V 2 | V 2 |
| N | X | N | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{V}_{\mathrm{MAX}}{ }^{*}$ |

Note: X = Don't Care.
${ }^{*} \mathrm{~V}_{\mathrm{MAX}}=$ Higher of V 1 and $\mathrm{V} 2 .{ }^{\dagger}$ For 64 ms .
A typical battery backup application is shown in Figure 1. V1 is powered by a 2 -cell Li-ion battery pack whose safe discharge limit is between 5.6 V and 6 V . V 2 is powered by a 9 alkaline hold-up battery which is completely discharged when its voltage drops to 6 V . In order to protect the 2-cell Li-ion battery on V1, switchover threshold is set to $\sim 5.6 \mathrm{~V}$. After switchover to V2, the Li-ion battery primarily supplies only divider R1-R3's current, as the LTC4419 draws only a small standby current from V1. Monitor inputs CMP1 and CMP2 are configured to provide V1 and V2 undervoltage


Figure 1. The LTC4419 Protecting a 2-Cell Li-Ion Battery Pack on V1 from Discharge Below Its Safe Minimum Voltage
warnings. Outputs $\overline{\mathrm{V} 1 \mathrm{UV}}$ and $\overline{\mathrm{V} 2 \mathrm{UV}}$ are driven low when V1 and V2 voltages fall below 6V. Relevant equations used to calculate these component values are discussed in the following subsections.

## Setting the Switchover Threshold

Several factors affect switchover voltage and should be taken into account when calculating resistor values. These include resistor tolerance, 1.5\% ADJ comparator threshold error, divider impedance and worst-case ADJ pin leakage. These factors also apply to resistive dividers connected to monitor inputs CMP1 and CMP2. Referring to Figure 1 and the Electrical Characteristics table, the typical V1 switchover threshold is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{SW} 1}=\frac{\mathrm{V}_{\text {THA }}}{\mathrm{R} 1+\mathrm{R} 2} \cdot(\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3) \tag{1}
\end{equation*}
$$

Typical V1 undervoltage threshold is:

$$
\begin{equation*}
V_{\mathrm{V} 1 \mathrm{UV}}=\frac{\mathrm{V}_{\mathrm{THC}}}{\mathrm{R} 1} \cdot(\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3) \tag{2}
\end{equation*}
$$

and typical V2 undervoltage threshold is:

$$
\begin{equation*}
V_{\mathrm{V} 2 \mathrm{UV}}=\frac{\mathrm{V}_{\mathrm{THC}}}{\mathrm{R} 4} \cdot(\mathrm{R} 4+\mathrm{R} 5) \tag{3}
\end{equation*}
$$

Equations 1-3 assume ADJ and CMP pin leakages are negligible. To account for pin leakage, equations 1-3 must be modified by an $\mathrm{I}_{\text {LEAK }}$ - $\mathrm{R}_{\text {EQ }}$ term, where equivalent resistance, $\mathrm{R}_{\mathrm{EQ}}$, must be calculated on a case-by-case basis. Worst-case component values and reference voltage tolerances must be used to calculate the maximum and minimum threshold voltages. For example, to calculate minimum falling switchover threshold voltage, $\mathrm{V}_{\text {SW1 (MIN) }}$, use $\mathrm{V}_{\text {THA }}$ (MIN), $(\mathrm{R} 2+\mathrm{R} 1)_{\text {(MAX) }}$, and $\mathrm{R}_{(\text {MIIN }}$ in equation 1 .

## Selecting Output Capacitor, COUT

$C_{\text {OUT }}$ can be selected to control either output voltage droop during switchover or output rising slew rate during initial power-up or when switching to a higher supply.

In general, output droop, $\Delta \mathrm{V}_{\text {OUT }}$, can be calculated by:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{t}_{\mathrm{NOV}} \bullet \mathrm{l}_{\mathrm{OUT}}}{\mathrm{C}_{\mathrm{OUT}}} \tag{4}
\end{equation*}
$$

## APPLICATIONS InFORMATION

where $\mathrm{I}_{\text {OUT }}$ is the current supplied by $\mathrm{C}_{\text {OUt }}$ during nonoverlap or "dead" time $t_{\text {NOv }}$. Choosing:

$$
\begin{equation*}
\mathrm{C}_{\text {OUT }} \geq \frac{\mathrm{t}_{\mathrm{NOV}} \bullet_{\text {OUT }}}{\Delta \mathrm{V}_{\text {OUT }}} \tag{5}
\end{equation*}
$$

limits output droop to less than $\Delta \mathrm{V}_{\text {OUT }}$.
In order to estimate $\mathrm{t}_{\text {NOV }}$ and $\mathrm{I}_{\text {OUT }}$, first consider a scenario where power supplies are present on both V1 and V2, and their voltages are changing slowly compared to the ADJ comparator propagation delay $t_{\text {PDA. }}$. In such cases, $I_{\text {OUT }}$ is Load and $\mathrm{t}_{\text {nOV }}$ is tswitch. Cout can be sized according to equation 5 with $I_{\text {OUT }}=I_{\text {LOAD(MAX) }}$ and $\mathrm{t}_{\text {NOV }}=\mathrm{t}_{\text {SWITCH(MAX) }}$ to limit maximum output droop when switching to a higher supply. When switching to a lower supply, switchover is initiated only after OUT falls $V_{\text {REV }}$ below the supply that is being switched in. In such cases, total output droop is $\Delta V_{\text {OUT }}+V_{\text {REV }}$.
Next consider a scenario where the input power source powering OUT is unplugged. OUT back-feeds circuitry connected to the input supply pin. Both input and output droop at the same rate. Referring to Figure 1, assume the battery on V 1 is unplugged when OUT is connected to V 1 . $\mathrm{I}_{\text {OUT }}$ is the sum of $\mathrm{I}_{\text {LOAD }}$ and the reverse current $I_{\text {BACK, }}$ which in this example is $I_{\mathrm{R} 3}$. As OUT and V1, since the two are connected, droop below the ADJ threshold, switchover occurs to V2 with a dead time:

$$
\begin{equation*}
t_{\text {NOV }}=t_{\text {PDA }}+t_{\text {SWITCH }} \tag{6}
\end{equation*}
$$

where tPDA is an overdrive dependent ADJ comparator delay. As an approximation, use tpdA from the Electrical Characteristics table to estimate $\mathrm{t}_{\mathrm{NOV}}$. Use this $\mathrm{t}_{\text {Nov }}$ and:

$$
\begin{equation*}
I_{\text {OUT }}=\left(I_{\text {BACK }}+I_{\text {LOAD }}\right) \tag{7}
\end{equation*}
$$

in equation 5 to size Cout:

$$
\begin{equation*}
\mathrm{C}_{\text {OUT }} \geq \frac{\left(\mathrm{t}_{\text {PDA }}+\mathrm{t}_{\text {SWITCH }}\right) \cdot \mathrm{I}_{\text {OUT }}}{\Delta \mathrm{V}_{\text {OUT }}} \tag{8}
\end{equation*}
$$

Refer to Figure 2 for more accurate estimate of tpDA versus $\mathrm{dV}_{\text {OUT }} / \mathrm{dt}$. If ADJ is filtered with capacitor, its discharge time via divider R1-R3 increases tpDA. This results in a higher output droop than estimated by equation 8 .

In order to limit output rising slew rate $\mathrm{dV}_{0 \mathrm{OU}} / \mathrm{dt}$, size:

$$
\begin{equation*}
\mathrm{C}_{\text {OUT }} \geq \frac{\mathrm{I}_{\text {LIM }}}{\frac{\mathrm{dV}}{\mathrm{OUT}}} \frac{\mathrm{dt}}{} \tag{9}
\end{equation*}
$$

as the LTC4419 limits OUT charging current to I LIm until OUT approaches the input supply to within $\mathrm{I}_{\mathrm{LIM}} \cdot \mathrm{R}_{\mathrm{ON}}$, where $R_{0 N}$ is the channel switch resistance. Refer to the Thermal Protection and Maximum Cout section to determine maximum allowed Cout.


Figure 2. ADJ Comparator Propagation Delay as a Function of Slew Rate; tpdA vS $\mathrm{dV}_{\text {ADJ }} / \mathrm{dt}$

## Inductive Effects

Parasitic inductance and resistance can impact circuit performance by causing overshoot and undershoot of input and output voltages depending on the scenario. Parasitic inductance in the power path causes positive-going overshoot on the input and a negative-going undershoot on the output when the LTC4419 turns off. Another cause of positive input overshoot is R-L-C tank ringing during hot plug of an input supply. Input overshoot is most pronounced when the total resistance of the input tank is low. Care must be taken to ensure overvoltage transients do not exceed the absolute maximum ratings of the LTC4419. Additionally, parasitic resistance and inductance can cause input undershoot during power path turn-on. If severe enough, undershoot can temporarily invalidate a supply and cause repeated power up cycles ("motorboating") or unwanted switchover between sources.

## APPLICATIONS INFORMATION



Figure 3. Recommended Inductive Transient Suppression Circuitry

The first step to avoid these issues is to minimize parasitic inductance and resistance in the power path. Guidelines are given in the layout section for minimizing parasitic inductance on the printed circuit board (PCB). External to the PCB, twist the power and ground wires together to minimize inductance.

Second, use a bypass capacitor at the input to limit input voltage overshoot during LTC4419 power path turn off. A few micro farads is sufficient for most applications. When hot plugging supplies with large parasitic inductances, it is possible for the R-L-C tank to ring to more than twice the nominal supply voltage. Wall adapters and batteries typically have enough loss (i.e. series resistance) to prevent ringing of this magnitude. However, if this is a problem, snub input capacitor $\mathrm{C}_{\text {SN } 1}$ with resistor $\mathrm{R}_{\text {SN1 }}$, typically $0.5 \Omega$. Place this network close to the supply pin.
Third, if an input capacitor is not permissible, use a TVS (such as SMAJ16CA) in applications when supply pin transients can exceed 24V. Use a bidirectional TVS in applications requiring reverse input protection. Note that a TVS does not address droop and motor boating, which are solved only by input bypassing.

During normal operation, the LTC4419 limits power path current to < 1.6A and internal circuitry prevents OUT from ringing below ground during power path turn off. This is also true for output shorts when the short is close to the LTC4419's OUT pin. However, if the output is shorted through a long wire, current in the wire inductance (LPAR2 in Figure 3) builds up due to the discharge of $\mathrm{C}_{\text {OUT1 }}$ and can be much higher than 1.6A. This current causes the OUT pin to ring below its -0.3 V absolute maximum rating once $\mathrm{C}_{\text {OUT1 }}$ has been fully discharged. For this special case, split the output capacitor between $\mathrm{C}_{\text {OUT1 }}$ and $\mathrm{C}_{\text {OUT2 }}$ and make $\mathrm{C}_{\text {OUT1 }}$ small. Snub $\mathrm{C}_{\text {OUT1 }}$ with resistor $\mathrm{R}_{\mathrm{SN} 2}$ to
damp R-L-C ringing if required. Size Cout2 to obtain the required total output capacitance. Also add a diode between OUT and ground close to the LTC4419 to clamp negative ringing if the OUT pin rings below -0.3 V .

## Increasing CMP1 and CMP2 Hysteresis

Insomeapplications, built-inCMP1 hysteresis may be insufficient. In such cases, CMP1 hysteresis can be increased as shown in Figure 4. Hysteresis at the monitored input $\mathrm{V}_{\mathrm{MON}}$ with R 8 present and assuming $\mathrm{R} 9 \ll \mathrm{R} 8$ is given by:
$V_{\text {HYST }}=V_{\text {HYSTC }} \bullet \frac{R 3}{R 1| | R 3| | R 8}+V_{\text {PU }} \bullet \frac{R 3}{R 8}$
where $\mathrm{V}_{\text {HYSTC }}$ and $\mathrm{V}_{\text {THC }}$ are found inthe Electrical Characteristics table and are typically 10 mV and 0.387 V respectively. Account for supply $\mathrm{V}_{\text {PU }}$ and resistor R8 when calculating rising and falling thresholds of monitored input $\mathrm{V}_{\mathrm{MON}}$.

## Supply Impedance and ADJ Comparator Hysteresis <br> 

Figure 4. Increasing CMP1 Hysteresis

In some applications, V1 could be supplied by a battery pack with high ESR orthrough a long cable with appreciable series resistance. Load current, Iout, flowing through this resistance reduces the monitored V1 voltage by:

$$
\begin{equation*}
\Delta \mathrm{V} 1=\mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{R}_{\mathrm{ESR}} \tag{11}
\end{equation*}
$$

## APPLICATIONS InFORMATION

The drop can be as high as:

$$
\begin{equation*}
\Delta \mathrm{V} 1=\mathrm{I}_{\mathrm{LIM}} \cdot \mathrm{R}_{\mathrm{ESR}} \tag{12}
\end{equation*}
$$

when $\mathrm{C}_{\text {OUT }}$ is initially being charged. Voltage droop at the V1 pin can result in repeated switchover between V1 and V2 if built-in V1 (ADJ) hysteresis is insufficient.
In such cases, CMP1 can be used to set V1 hysteresis as shown in Figure 5. When V1 falls, ADJ and CMP2 are pulled low when CMP1 falls below $\mathrm{V}_{\text {THC }}$ and output CMPOUT2 activates hysteresis resistor R8. When switching from V1 to V2, current supplied by V1 will go to zero, resulting in a voltage increase on V1. Switchover back to V1 is prevented due to increased V1 hysteresis as determined by equation 10 .

V1 droop is higher during the initial charging of $\mathrm{C}_{\text {OUT }}$. Referring to Figure 5, to prevent repeated switchover when $\mathrm{C}_{\text {OUT }}$ is initially being charged, add input capacitor C1. Ideally, if V1 is greater than switchover threshold $\mathrm{V}_{\text {SW1 }}$ by $\Delta \mathrm{V}$, size:

$$
\begin{equation*}
\mathrm{C} 1 \geq \frac{\mathrm{V}_{\mathrm{SW} 1} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot\left(1-\frac{\Delta \mathrm{V}}{2 \cdot \mathrm{I}_{\mathrm{LIM}} \cdot \mathrm{R}_{\mathrm{ESR}}}\right)}{\Delta \mathrm{V}} \tag{13}
\end{equation*}
$$

to ensure no switchover occurs when $\mathrm{C}_{0 \text { ut }}$ is initially being charged. If the resulting C 1 value causes large inrush current, is physically too big or requires a large snubber resistor when V1 is plugged in (refer to the Typical Applications section), select C1 to be as high a value as the application can tolerate.
A filter capacitor $\mathrm{C}_{\text {ADJ }}$ can also be added to ADJ to ride through the initial output charge up time. $\mathrm{C}_{\text {ADJ }}$ should be minimized as it slows ADJ response, resulting in a larger


Figure 5. Increasing Supply Hysteresis in High ESR Applications
output droop when the input supply powering V1 is either unplugged or drops quickly.

## Input Shorts and Supply Brown-Out

The LTC4419 temporarily turns off its active power path during input shorts or brown-out conditions if the input supply falls below OUT by 0.7 V . If the primary input supply becomes invalid, switchover to the backup supply occurs. The power path is reactivated when the input recovers to within 0.7 V of the output.
Figure 6 shows the response of the LTC4419 to a brownout and recovery on V1 where switchover to V2 does not occur as V1 stays above 1.8 V . When V1 falls, OUT gets disconnected from V1 and is slowly discharged by load resistance Rout. When V1 recovers, the power path is reactivated and OUT tracks V1. In Figure 7, when V1 falls, OUT gets disconnected from V1 as V1 drops below the


Figure 6. Voltage Waveforms During a Brown-Out on V1 that Does Not Result in a Switchover to V2. Switchover Threshold = 1.8V


Figure 7. Voltage Waveforms When a Brown-Out on V1 Results in Switchover to V2. Switchover Threshold = 3V

## APPLICATIONS InFORMATION

switch-over threshold. When V1 recovers, it needs to be qualified for 64 ms before it is reconnected to OUT. OUT gets discharged by Rout and is connected to V2 once its voltage is 50 mV less than V2.

## Reverse Voltage Blocking

The LTC4419 blocks reverse voltages on supply pins V1 and V 2 up to -15 V relative to GND and up to -39 V relative to OUT. Transient voltage suppressors (TVS) connected to V1 and V2 must be bidirectional and capacitors connected to these pins must be rated to handle reverse voltages. A reverse voltage on V2 does not disrupt V1 operation and vice versa.

## Freshness Seal

Freshness seal mode prevents V2 battery discharge by keeping V2 disconnected from OUT even if V1 is absent or invalid. Very little current is drawn from V2—typically just 120nA. The following sequence (refer to Figure 8) puts the LTC4419 in freshness seal mode:

1. Power up V2 while holding V1 Iow and wait for at least 10 ms .
2. Drive V2ON below 50 mV .
3. Power up V1 and ADJ for at least 94ms. Freshness seal is enabled.


Figure 8. Freshness Seal Engage Procedure
Engage this mode if V 2 is a backup battery either during storage or during shipment. Once freshness seal has been engaged, if V1 is disconnected, V2 stays disconnected from OUT. Freshness seal is automatically disabled the
next time V1 is revalidated. Limit V2ON pin capacitance to less than 10 nF in order to prevent freshness seal mode from accidentally being engaged.


Figure 9. Design Example

## Design Example

In Figure 9, the LTC4419 prioritizes between a 5V supply connected to V1 and a 7.4V 2-cell Li-Ion battery connected to V 2 . The system is designed to switch OUT to V 2 when V1 drops below 4 V , provide early power failure warning when V 1 drops below 4.5 V and low battery warning when the backup battery voltage drops below 6V. Maximum anticipated load current is 100 mA and maximum allowed output droop is 100 mV . Output rising slew rate is limited to $<0.1 \mathrm{~V} / \mu \mathrm{s}$ and V 1 and V2 input capacitors are limited to $10 \mu \mathrm{Fto}$ avoid large inrush current. $1 \%$ tolerance resistors are used. ADJ and CMP pin leakages are ignored as their design impact is small.

First choose total resistive divider current to be $\sim 10 \mu \mathrm{~A}$ for V1 and $\sim 5 \mu \mathrm{~A}$ for V2. For the 5V supply, this results in:

$$
\begin{equation*}
\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=\frac{5 \mathrm{~V}}{10 \mu \mathrm{~A}}=500 \mathrm{k} \Omega \tag{14}
\end{equation*}
$$

Since desired switchover threshold, $\mathrm{V}_{\text {SW }}$, and the total divider impedance are known, use equation 1 to first calculate R3. Using R3 and equation 2, calculate R1 and R2. Rewriting equation 1 results in:

$$
\begin{equation*}
(\mathrm{R} 1+\mathrm{R} 2)=\frac{\mathrm{V}_{\mathrm{THA}} \cdot(\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3)}{\mathrm{V}_{\mathrm{SW} 1}} \tag{15}
\end{equation*}
$$

## APPLICATIONS INFORMATION

Using $(R 1+R 2+R 3)=500 k \Omega$ from equation 14 , results in:

$$
\begin{equation*}
(\mathrm{R} 1+\mathrm{R} 2)=\frac{1.047 \mathrm{~V} \cdot 500 \mathrm{k} \Omega}{4 \mathrm{~V}}=130.9 \mathrm{k} \Omega \tag{16}
\end{equation*}
$$

$$
\begin{equation*}
\text { R3 ~ (500k } \Omega-130.9 \mathrm{k} \Omega)=369.1 \mathrm{k} \Omega \tag{17}
\end{equation*}
$$

Using the nearest $1 \%$ resistor value yields $\mathrm{R} 3=365 \mathrm{k} \Omega$.
Rearranging equation 2 results in

$$
\begin{align*}
& \mathrm{R} 1=\frac{\mathrm{V}_{\mathrm{THC}} \bullet(\mathrm{R} 2+\mathrm{R} 2+\mathrm{R} 3)}{\mathrm{V}_{\overline{\mathrm{PFV} 1}}}  \tag{18}\\
& \mathrm{R} 1=\frac{0.387 \mathrm{~V}}{4.5 \mathrm{~V}} \cdot(500 \mathrm{k} \Omega) \tag{19}
\end{align*}
$$

Solving equations 16 and 19 results in $\mathrm{R} 1=43.3 \mathrm{k} \Omega$ and R2 $=87.6 \mathrm{k} \Omega$. Using the nearest $1 \%$ resistors results in $\mathrm{R} 2=88.7 \mathrm{k} \Omega$. Recalculating equation 1 using calculated R2 and R3 values and using standard $1 \%$ resistor values close to $43.3 \mathrm{k} \Omega$ for R1 results in $\mathrm{R} 1=44.2 \mathrm{k} \Omega$.

A similar procedure is used to calculate R4 and R5 using equation 3 and total divider current. The design equations are shown below:

$$
\begin{equation*}
\mathrm{R} 4+\mathrm{R} 5=\frac{7.4 \mathrm{~V}}{5 \mu \mathrm{~A}}=1.48 \mathrm{M} \Omega \tag{20}
\end{equation*}
$$

as desired current in the divider is $5 \mu \mathrm{~A}$.
Rewriting equation 3 neglecting pin leakage and assuming R5 >> R4 results in:

$$
\begin{align*}
& R 4=\frac{V_{\text {THC }} \cdot(\mathrm{R} 4+\mathrm{R} 5)}{\mathrm{V}_{\mathrm{V} 2 \mathrm{UV}}}  \tag{21}\\
& \mathrm{R} 4=\frac{0.387 \mathrm{~V} \cdot 1.48 \mathrm{M} \Omega}{6 \mathrm{~V}} \tag{22}
\end{align*}
$$

Solving 20 and 22 results in $R 4=96.2 \mathrm{k} \Omega$ and $\mathrm{R} 5=1.38 \mathrm{M} \Omega$. Choosing the nearest $1 \%$ resistor results in $\mathrm{R} 4=95.3 \mathrm{k} \Omega$ and $R 5=1.37 \mathrm{M} \Omega$.

Cout affects both OUT droop during switchover as determined by equation 4 and OUT rising slew rate as determined by equation 9 . Calculate minimum Cout required to meet desired output droop and slew rate specifications using equations 8 and 9 and size $C_{0 u t}$ to be the larger of the two values.

Cout required to limit OUT droop to $<100 \mathrm{mV}$ is given by equation 8:

$$
\begin{align*}
& \mathrm{C}_{\text {OUT }} \geq \frac{\left(\mathrm{t}_{\text {PDA }}+\mathrm{t}_{\text {SWITCH }}\right) \cdot \mathrm{I}_{\text {LOAD }}}{100 \mathrm{mV}}  \tag{23}\\
& \mathrm{C}_{\text {OUT }} \geq \frac{(7.3 \mu \mathrm{~s}+2.5 \mu \mathrm{~s}) \cdot 0.1 \mathrm{~A}}{100 \mathrm{mV}}=9.8 \mu \mathrm{~F} \tag{24}
\end{align*}
$$

Cout required to limit OUT slew rate to $<0.1 \mathrm{~V} / \mathrm{\mu s}$ is given by equation 9 :

$$
\begin{equation*}
\mathrm{C}_{\text {OUT }} \geq \frac{\mathrm{I}_{\mathrm{LIM}}}{0.1 \mathrm{~V} / \mu \mathrm{S}}=11 \mu \mathrm{~F} \tag{25}
\end{equation*}
$$

Choose a Cout capacitor whose minimum value is $11 \mu \mathrm{~F}$ accounting for voltage and temperature coefficients. Do this for other capacitors as well. Assuming correct PCB layout, choose C 1 to be $2.2 \mu \mathrm{~F}$, which is $\sim 1 / 5$ th of $\mathrm{C}_{\text {Out }}$ to suppress inductive transients. Also snub C1 with a $0.5 \Omega$ resistor to prevent ringing.

## Layout Consideration

Make power and ground traces as wide as possible. Place bypass capacitors, snubbers and TVS devices as close to the pin as possible to reduce power path resistance and parasitic inductance. These result in smaller overvoltage transients and improved overvoltage protection. Place resistive dividers close to the pins to improve noise immunity. Use a 4-layer board if possible with layer 2 as dedicated GND and solder the exposed pad to a large PCB GND trace for better heat dissipation. A partial layout for a 2-Layer PCB is shown in Figure 10.

## APPLICATIONS INFORMATION



Figure 10. Recommended 12-Lead MSE Layout for a 2-Layer PCB

## Thermal Protection and Maximum Cout

Depending on the difference between input and output voltages, the LTC4419's internal power dissipation can be high when operating in current limit mode. This usually occurs when a large $\mathrm{C}_{\text {OUT }}$ is being charged either during initial power up or when OUT switches over to a higher supply. The situation is made worse if a DC load is present on OUT, as this reduces the current available to charge $\mathrm{C}_{\text {OUT }}$. In such cases, self heating can cause power path turn-off due to activation of the thermal protection circuitry. The power path is reactivated when die temperature drops to a safe value. This process can repeat indefinitely if $\mathrm{C}_{0 u}$ is discharged fully by load current lout in the interval when the power path is off.
Maximum allowed $\mathrm{C}_{\text {Out }}$ to prevent activation of the thermal protection circuit depends on several factors such as input supply and output voltages, starting ambient temperature, heat dissipation in the PCB and DC output current. Choose
$\mathrm{C}_{\text {OUT }}<500 \mu \mathrm{~F}$ if possible. If a larger $\mathrm{C}_{0 \text { ut }}$ is necessary, use Figure 11 to choose $\mathrm{C}_{\text {OUT. }}$. Follow PCB layout guidelines to improve heat dissipation.


Figure 11. Maximum Allowed Cout vs Input Voltage for Different $\mathrm{T}_{\text {A }}$

## TYPICAL APPLICATIONS

Battery Backup with Interface to Low Voltage Logic


SuperCap Backup with SuperCap Charging


## TYPICAL APPLICATIONS

Triple Supply Monitor with Primary Battery Pack Protection


## TYPICAL APPLICATIONS

Early Power Failure Warning with Low Battery Indication


## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC4419\#packaging for the most recent package drawings.

## DD Package

10-Lead Plastic DFN (3mm $\times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1699 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


4
NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC4419\#packaging for the most recent package drawings.

IVSE Package
12-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1666 Rev G)


## REVISIOC HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $09 / 17$ | Updated tswITCH test condition <br> Updated pin function for Exposed Pad | 3 |

## High Efficiency Backup



## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1763 | 500mA, Low Noise Micropower LDO Regulators | $\mathrm{V}_{\text {IN }}$ : 1.8 V to 20V, 12-DFN, SO-8 Packages |
| LTC2952 | Pushbutton PowerPath Controller with Supervisor | $\mathrm{V}_{\text {IN: }}$ : 2.7 V to 28 V , On/Off Timers, $\pm 8 \mathrm{kV}$ HBM ESD, TSSOP-20 and QFN-20 Packages |
| LTC3103 | 15V, 300mA Synchronous Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}$ : 2.5V-15V, DFN-10 and MSE-10 Packages |
| LTC3129/LTC3129-1 | 15V, 200mA Synchronous Buck-Boost DC/DC Converter with 1.3 $\mu \mathrm{A}$ Quiescent Current | $\mathrm{V}_{\text {IN: }} 1.92 \mathrm{~V}$ to 15V, QFN-16 and MSE-16 Packages |
| LTC3388-1/LTC3388-3 | 20V, 50mA High Efficiency Nanopower Step-Down Regulator | VIN: 2.7V to 20V, DFN-10 and MSE-10 Packages |
| LTC4411 | 2.6A Low Loss Ideal Diode in ThinSOT ${ }^{\text {TM }}$ | Internal 2.6A P-channel, 2.6V to 5.5V, $\mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}, \mathrm{SOT}-23$ Package |
| LTC4412 | 36V Low Loss PowerPath Controller in ThinSOT | 2.5V to 36V, P-channel, $\mathrm{I}_{\mathrm{Q}}=11 \mu \mathrm{~A}, \mathrm{SOT}-23$ Package |
| LTC4415 | Dual 4A Ideal Diodes with Adjustable Current Limit | Dual Internal P-channel, 1.7V to 5.5V, MSOP-16 and DFN-16 Packages |
| LTC4416 | 36V Low Loss Dual PowerPath Controller for Large PFETs | 3.6 V to 36V, $35 \mu \mathrm{~A}$ per $\mathrm{I}_{Q}$ Supply, MSOP-10 Package |
| LTC4417 | 3-Channel Prioritized PowerPath Controller | Triple P-Channel Controller, 2.5V to 36V, SSOP-24 and QFN-24 Packages |
| LTC4355 | Positive High Voltage Ideal Diode-OR with Supply and Fuse Monitors | Dual N-channel, 9V to 80V, S0-16, MSOP-16 and DFN-14 Packages |
| LTC4359 | Ideal Diode Controller with Reverse Input Protection | N-channel, 4V to 80V, MSOP-8 and DFN-6 Packages |

