## Data Sheet

## FEATURES

Analog output protection and detection solution Overvoltage protection up to $\pm 60 \mathrm{~V}$ on S and SFB pins Power off protection up to $\pm 60 \mathrm{~V}$ on S and SFB pins Integrated $0.6 \mathbf{k} \Omega$ secondary feedback channel
Known output under all conditions
User enabled, power-on condition pulls source to $\mathbf{0} \mathbf{V}$
Known state without digital inputs present
Optimized resistance for measurement channel and feedback channel
Low on resistance of $6 \Omega$ typical on signal channel
Ultraflat, on resistance on signal channel
Latch-up immune
$3 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP
$\mathrm{V}_{\text {sS }}$ to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ signal range
Fully specified at $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V},+12 \mathrm{~V}$, and +36 V
$\pm 5 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual-supply operation
8 V to 44 V single-supply operation

## APPLICATIONS

## DAC output protection

Amplifier output protection
Analog output modules
Process control/distributed control systems
Data acquisition
Instrumentation

## COMPANION PRODUCTS

Current/Voltage Output DAC: AD5423
Precision Amplifier: ADA4077-1
Rail-to-Rail Output, JFET Op Amp: ADA4625-1

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## GENERAL DESCRIPTION

The ADG5401F main channel switch is a SPST, low on-resistance switch that features overvoltage protection, power off protection, and overvoltage detection on the source pins (S and SFB). The ADG5401F also features a protected secondary feedback channel for use with digital-to-analog converter (DAC) or amplifier outputs.

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance.

When powered, if the analog input signal levels on the $S$ pin exceed $\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ by a threshold voltage $\left(\mathrm{V}_{\mathrm{T}}\right)$ the switch turns off, the open-drain FF pin pulls to a logic low and a path between the D and DFB pins is switched on to prevent an open-loop condition on the amplifier output. Input signal levels up to +60 V or -60 V relative to ground are blocked, in both the powered and unpowered condition. The selectable POC pin function allows the protected switch terminal, S, to be connected to GND to minimize glitches on the output. The switch turns on with a Logic 1 input and conducts equally well in both directions. The digital input is compatible with 1.8 V logic inputs over the full operating supply range.

## PRODUCT HIGHLIGHTS

1. Source pin is protected against voltages greater than the supply rails, up to -60 V and +60 V in both powered and unpowered states.
2. Overvoltage detection with digital output indicates operating state of switches.
3. Trench isolation guards against latch-up.
4. The ADG5401F can operate from a dual supply range of $\pm 5 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ or a single-supply range of +8 V to +44 V .
5. Negative channel metal oxide semiconductor (NMOS) only architecture requires 2 V headroom toward $\mathrm{V}_{\mathrm{DD}}$ and provides low Ron and ultraflat Ron across the $\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$ 5 V signal range.

## ADG5401F

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Companion Products .....  1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
$\pm 15$ V Dual Supply ..... 3
$\pm 20$ V Dual Supply ..... 6
12 V Single Supply ..... 9
36 V Single Supply ..... 12
Continuous Current per Channel, S or D ..... 14
Absolute Maximum Ratings ..... 15
Thermal Resistance ..... 15
Electrostatic Discharge (ESD) Ratings ..... 15
ESD Caution ..... 15
Pin Configuration and Function Descriptions ..... 16
Typical Performance Characteristics ..... 17
Test Circuits ..... 22
Terminology ..... 26
Theory of Operation ..... 27
Switch Architecture ..... 27
Overvoltage Fault Protection ..... 28
Applications Information ..... 29
Power Supply Rails ..... 29
Power Supply Recommendations ..... 29
Power Supply Sequencing Protection ..... 29
Signal Range ..... 29
Low Impedance Output Channel Protection ..... 29
Intelligent Fault Detection ..... 30
Large Voltage, High Frequency Signals ..... 30
Amplifier or DAC Output Protection ..... 30
Open-Loop Prevention ..... 30
Power-On Condition ..... 31
Switches in a Known State ..... 31
High Voltage Surge Suppression ..... 31
Outline Dimensions ..... 32
Ordering Guide ..... 32

## REVISION HISTORY

## 8/2020—Revision 0: Initial Version

## SPECIFICATIONS

Table 1. Operating Supply Voltages

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| SUPPLY VOLTAGE |  |  |  |  |
| Dual | $\pm 5$ |  | $\pm 22$ | V |
| Single | 8 | 44 | V |  |

## $\pm 15$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%$, and GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 2.



## ADG5401F



## ADG5401F

## $\pm 20$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-20 \mathrm{~V} \pm 10 \%$, and GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 3.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=18 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-18 \mathrm{~V}$ |
| Analog Signal Range | $\begin{aligned} & \mathrm{V}_{S S} \text { to } \\ & \mathrm{V}_{\mathrm{DD}}-2 \end{aligned}$ |  |  | V |  |
| Ron |  |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\text {ss }}$ to $15 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$ |
|  | 8.5 | 10.5 | 12.5 | $\Omega$ max |  |
|  | 5.5 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {ss }}$ to $13.5 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$ |
|  | 7.5 | 9.5 | 11.5 | $\Omega$ max |  |
| Rflat (on) | 0.35 |  |  | $\Omega \operatorname{typ}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {SS }}$ to $15 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$ |
|  | 0.5 | 0.6 | 0.7 | $\Omega$ max |  |
|  | 0.02 |  |  | $\Omega \operatorname{typ}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {ss }}$ to $13.5 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$ |
|  | 0.04 | 0.05 | 0.05 | $\Omega$ max |  |
| Rfeedback | 0.6 |  |  | $k \Omega$ typ | $\mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\text {ss }}$ to $15 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=100 \mu \mathrm{~A}$ |
|  | 2.6 | 3.3 | 3.8 | $k \Omega$ max |  |
| LEAKAGE CURRENTS Is (Off) |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=22 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-22 \mathrm{~V}$ |
|  | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V}$ |
|  | $\pm 0.2$ | $\pm 2.5$ | $\pm 35$ | $n A$ max |  |
|  |  |  | $\pm 11.5$ | nA max | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| ID (Off) | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V}$ |
|  | $\pm 0.2$ | $\pm 2.5$ | $\pm 35$ | nA max |  |
|  |  |  | $\pm 11.5$ | $n A \max$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $\mathrm{ld}(\mathrm{On}), \mathrm{IS}(\mathrm{On})$ | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}= \pm 15 \mathrm{~V}$ |
|  | $\pm 0.3$ | $\pm 3$ | $\pm 40$ | $n A$ max |  |
|  |  |  | $\pm 12$ | nA max | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $I_{\text {SFB }}$ (Off) | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\text {SFB }}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {DFB }}=\mp 15 \mathrm{~V}$ |
|  | $\pm 0.2$ | $\pm 2.5$ | $\pm 35$ | nA max |  |
|  |  |  | $\pm 11.5$ | nA max | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $\mathrm{l}_{\mathrm{DFB}}$ (Off) | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\text {SFB }}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {DFB }}=\mp 15 \mathrm{~V}$ |
|  | $\pm 0.2$ | $\pm 2.5$ | $\pm 35$ | nA max |  |
|  |  |  | $\pm 11.5$ | nA max | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Idfb (On), Isfb (On) | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\text {SFB }}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {DFB }}= \pm 15 \mathrm{~V}$ |
|  | $\pm 0.3$ | $\pm 3$ | $\pm 40$ | nA max |  |
|  |  |  | $\pm 12$ | nA max | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| FAULT (ON S AND SFB PINS) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{T}}$ | 0.7 |  |  | V typ |  |
| Is |  |  |  |  |  |
| With Overvoltage |  |  | $\pm 55$ | $\mu \mathrm{A}$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V}, \\ & \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 58 \mathrm{~V} \end{aligned}$ |
| Power Supplies Grounded or Floating |  |  | $\pm 11$ | $\mu \mathrm{A}$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} \text { or floating, } \\ & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \text { or floating, } \mathrm{GND}=0 \mathrm{~V}, \\ & \mathrm{IN}=0 \mathrm{~V} \text { or floating, } \mathrm{V}_{\mathrm{S}}= \pm 60 \mathrm{~V} \end{aligned}$ |



## ADG5401F



## 12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \pm 10 \%$, and GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 4.


## ADG5401F



## Data Sheet

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \text {, } \\ & \text { digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |
| Normal Mode |  |  |  |  |  |
| IDD | 150 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 220 |  | 220 | $\mu \mathrm{A}$ max |  |
| Ignd | 90 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 130 |  | 130 | $\mu \mathrm{A}$ max |  |
| Iss | 60 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 90 |  | 90 | $\mu \mathrm{A}$ max |  |
| Fault Mode (on S and SFB Pins) |  |  |  |  | $\mathrm{V}_{\mathrm{s}}= \pm 60 \mathrm{~V}$ |
| IDD | 140 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 230 |  | 230 | $\mu \mathrm{A}$ max |  |
| IGnd | 100 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 150 |  | 150 | $\mu \mathrm{A}$ max |  |
| Iss | 65 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 110 |  | 110 | $\mu \mathrm{A}$ max |  |

## ADG5401F

## 36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \pm 10 \%$, and GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 5.



## ADG5401F

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=39.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \\ & \text { digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |
| Normal Mode |  |  |  |  |  |
| lod | 150 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 220 |  | 220 | $\mu \mathrm{A}$ max |  |
| IGnd | 90 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 130 |  | 130 | $\mu \mathrm{A}$ max |  |
| Iss | 60 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 90 |  | 90 | $\mu \mathrm{A}$ max |  |
| Fault Mode (on S and SFB Pins) |  |  |  |  | $\mathrm{V}_{\mathrm{s}}=+60 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{s}}=-40 \mathrm{~V}$ |
| IDD | 140 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 230 |  | 230 | $\mu \mathrm{A}$ max |  |
| IGND | 100 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 150 |  | 150 | $\mu \mathrm{A}$ max |  |
| Iss | 65 |  |  | $\mu \mathrm{A}$ typ |  |
|  | 110 |  | 110 | $\mu \mathrm{A}$ max |  |

## CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 6.

| Parameter | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{8 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{1 2 5}{ }^{\circ} \mathbf{C}$ | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CONTINUOUS CURRENT, S OR D |  |  |  |  |  |
| $\theta_{J A}=170^{\circ} \mathrm{C} / \mathrm{W}$ | 163 | 105 | 63 | $\mathrm{~mA} \max$ | $\mathrm{~V}_{S}=\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ |
|  | 151 | 99 | 61 | mA max | $\mathrm{V}_{S}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 7.

| Parameter | Value |
| :---: | :---: |
| $V_{\text {DD }}$ to V $\mathrm{V}_{S S}$ | 60 V |
| VDD to GND | -0.3 V to +48 V |
| $V_{\text {ss }}$ to GND | -28 V to +0.3 V |
| S or SFB to GND | -60 V to +60 V |
| $S$ or SFB to VDD | 80 V |
| S or SFB to V $\mathrm{V}_{\text {s }}$ | 80 V |
| $S$ to D | 80 V |
| SFB to DFB | 80 V |
| D or DFB ${ }^{1}$ | $\mathrm{V}_{S S}-0.7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.7 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Digital Inputs | GND - 0.7 V to 6 V or 30 mA , whichever occurs first |
| Peak Current, S or D Pin | 515 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, S or D Pin | Data $+15 \%^{2}$ |
| Digital Output | GND - 0.7 V to 6 V or 30 mA , whichever occurs first |
| Temperature |  |
| Operating Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction | $150^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak, Pb-Free | As per JEDEC J-STD-020 |
| ${ }^{1}$ Overvoltages at the D and DFB pins are clamped by internal diodes. Limit current to the maximum ratings given. <br> ${ }^{2}$ See Table 6. |  |
| Stresses at or above those listed under Absolute Maximum |  |
| Ratings may cause permanent d stress rating only; functional op or any other conditions above th operational section of this speci | mage to the product. This is a ation of the product at these se indicated in the ation is not implied. |
| Operation beyond the maximun extended periods may affect pro | operating conditions for uct reliability. |

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.
$\theta_{\mathrm{JC}}$ is the junction to case thermal resistance.
Table 8. Thermal Resistance

| Package Type $^{1}$ | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathbf{J c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{CP}-10-16$ | 170 | 58.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with four thermal vias. See JEDEC JESD-51.

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
ESD Ratings for ADG5401F
Table 9. ADG5401F, 10-Lead LFCSP

| ESD Model | Withstand Threshold (kV) | Class |
| :--- | :--- | :--- |
| HBM $^{1}$ | 2 | 2 | | 1 This is the HBM for the input/output port to supplies, the input/output port |
| :--- |
| to input/output port, and for all other pins. |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## ADG5401F

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 10. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | S | Overvoltage Protected Source Terminal. The $S$ pin can be an input or an output. |
| 2 | SFB | Overvoltage Protected Source Terminal of the Feedback Channel. The SFB pin can be an input or an output. |
| 3 | FF | Fault Flag Digital Output. The FF pin is an open-drain output that requires an external pull-up resistor. This digital <br> output pulls low when a fault condition occurs on either the S or SFB input. |
| 4 | GND | Ground (0 V) Reference. |
| 5 | VDD | Most Positive Power Supply Potential. |
| 6 | VSS | Most Negative Power Supply Potential. |
| 7 | POC | Power-On Condition. The POC pin determines the power-on condition of the source pin (S). |
| 8 | IN | Logic Control Input. |
| 9 | DFB | Drain Terminal of the Feedback Channel. The DFB pin can be an input or an output. |
| 10 | D | Drain Terminal. The D pin can be an input or an output. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. On Resistance as a Function of $V_{s,}, V_{D}$ (Dual Supply)


Figure 4. On Resistance as a Function of $V_{s,}, V_{D}$ (12 V Single Supply)


Figure 5. On Resistance as a Function of $V_{S}, V_{D}$ ( $36 V$ Single Supply)


Figure 6. On Resistance as a Function of $V_{S}, V_{D}$ for Different Temperatures, $\pm 15$ V Dual Supply


Figure 7. On Resistance as a Function of $V_{s}, V_{D}$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 8. On Resistance as a Function of $V_{S}, V_{D}$ for Different Temperatures, 12 V Single Supply


Figure 9. On Resistance as a Function of $V_{s}, V_{D}$ for Different Temperatures, 36 V Single Supply


Figure 10. Leakage Current vs. Temperature, $\pm 15$ V Dual Supply (VBIAS Is the Bias Voltage)


Figure 11. Leakage Current vs. Temperature, $\pm 20$ V Dual Supply


Figure 12. Leakage Current vs. Temperature, 12 V Single Supply


Figure 13. Leakage Current vs. Temperature, 36 V Single Supply


Figure 14. D Leakage Current vs. Temperature During Overvoltage, $\pm 15$ V Dual Supply


Figure 15. D Leakage Current vs. Temperature During Overvoltage, $\pm 20$ V Dual Supply


Figure 16. D Leakage Current vs. Temperature During Overvoltage, 12 V Single Supply


Figure 17. D Leakage Current vs. Temperature During Overvoltage, 36 V Single Supply


Figure 18. Off Isolation vs. Frequency, $\pm 15$ V Dual Supply


Figure 19. Qins vs. VS


Figure 20. AC Power Supply Rejection Ratio (PSRR) vs. Frequency, $\pm 15$ V Dual Supply


Figure 21. $T H D+N$ vs. Frequency


Figure 22. Insertion Loss vs. Frequency


Figure 23. $t_{\text {ON }}, t_{\text {OFF }}$ Times vs. Temperature for Various Supplies


Figure 24. Vivs. Temperature, $\pm 15$ V Dual Supply


Figure 25. Pin Capacitance vs. $V_{S}$


Figure 26. Drain Output Response to Positive Overvoltage


Figure 27. Drain Output Response to Negative Overvoltage


Figure 28. Large Voltage Signal Voltage vs. Frequency

## ADG5401F

TEST CIRCUITS


Figure 29. On Resistance (IDS Is the Drain to Source Current.)


Figure 30. Off Leakage


Figure 32. Switch Overvoltage Leakage


Figure 33. Switch Unpowered Leakage


Figure 31. On Leakage


Figure 34. Off Isolation (Vout Is the Output Voltage)


Figure 35. Bandwidth


Figure 36. $T H D+N$


Figure 37. Overvoltage Response Time, $t_{\text {RESPONSE }}$


Figure 38. Negative Overvoltage Response Time, Single-Supply, $t_{\text {RESPONSE }}$


Figure 39. Overvoltage Recovery Time, $t_{\text {RECOVERY }}$


Figure 40. Interrupt Flag Response Time, tDIGRESP (VFF Is the Fault Flag Voltage)


Figure 41. Interrupt Flag Recovery Time, $t_{\text {DIGREC }}$

## Data Sheet



Figure 42. Switching Times, ton and toff


Figure 43. Charge Injection, $Q_{I N J}$

## ADG5401F

## TERMINOLOGY

## $\mathrm{I}_{\mathrm{DD}}$

IdD represents the positive supply current.
Iss
Iss represents the negative supply current.
$V_{D}, V_{s}$
$V_{D}$ and $V_{s}$ represent the analog voltage on the $D$ and $D F B$ pins and the $S$ and SFB pins, respectively.
Ron
Ron represents the ohmic resistance between the D and DFB pins and the $S$ and SFB pins.
$\mathbf{R}_{\text {flat (on) }}$
$\mathrm{R}_{\text {flat (on) }}$ is the flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.
$I_{s}$ (Off)
Is (Off) is the source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
$\mathrm{I}_{\mathrm{D}}$ (Off) is the drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$
$\mathrm{I}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{I}_{\mathrm{S}}(\mathrm{On})$ represent the channel leakage currents with the switch on.
$V_{\text {INL }}$
$\mathrm{V}_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
$\mathrm{V}_{\text {INH }}$ is the minimum input voltage for Logic 1.
$\mathrm{I}_{\mathrm{INL}}, \mathrm{I}_{\text {INH }}$
$\mathrm{I}_{\text {INL }}$ and $\mathrm{I}_{\text {INH }}$ represent the low and high input currents of the digital inputs.
$\mathrm{C}_{\mathrm{d}}$ (Off)
$C_{D}$ (Off) represents the off switch D pin capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{s}}$ (Off)
$\mathrm{C}_{s}$ (Off) represents the off switch S pin capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{b}}$ (On), Cs (On)
$C_{D}(\mathrm{On})$ and $\mathrm{C}_{S}(\mathrm{On})$ represent on switch capacitances, which are measured with reference to ground.
$\mathrm{C}_{\text {IN }}$
$\mathrm{C}_{\mathrm{IN}}$ is the digital input capacitance.
ton
ton represents the delay between applying the digital control input and the output switching on (see Figure 42).
$\mathbf{t}_{\text {OFF }}$
tofr represents the delay between applying the digital control input and the output switching off (see Figure 42).

## t digresp

$t_{\text {Digresp }}$ is the time required for the FF pin to go low ( 0.3 V ), measured with respect to voltage on the source pin exceeding the supply voltage by 0.5 V .

## tdigrec

$t_{\text {DIGREC }}$ is the time required for the FF pin to return high, measured with respect to voltage on the $S$ pin falling below the supply voltage plus 0.5 V .
$\mathbf{t}_{\text {Response }}$
$\mathrm{t}_{\text {Response }}$ represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to $90 \%$ of the supply voltage.

## $\mathbf{t}_{\text {Recovery }}$

$t_{\text {recovery }}$ represents the delay between an overvoltage on the S pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to $10 \%$ of the supply voltage.

## Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.
-3 dB Bandwidth
Bandwidth is the frequency at which the output is attenuated by 3 dB .

## On Response

On response is the frequency response of the on switch.

## Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.
THD + N
THD +N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. AC PSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.
$V_{T}$
$\mathrm{V}_{\mathrm{T}}$ is the voltage threshold at which the overvoltage protection circuitry engages (see Figure 24).

## THEORY OF OPERATION

## SWITCH ARCHITECTURE

The ADG5401F consists of two switch channels of N channel diffused metal-oxide semiconductor (NDMOS) transistors, a main channel switch and a secondary feedback channel switch. This construction provides excellent Ron performance in a small area. The ADG5401F main channel operates as a standard switch when input signals with a voltage between $\mathrm{V}_{\text {ss }}$ and $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ are applied. For example, the on resistance is $6 \Omega$ typically, and the IN pin controls when the switch opens or closes. The secondary switch channel on resistance is $0.6 \mathrm{k} \Omega$. The IN pin controls when both switches open or close.
Additional internal circuitry enables the switches to detect overvoltage inputs by comparing the voltage on both the S and $S F B$ pins with the $V_{D D}$ and $V_{S S}$ pins. A signal is considered overvoltage when the signal exceeds the supply voltages by $\mathrm{V}_{\mathrm{T}}$. $\mathrm{V}_{\mathrm{T}}$ is typically 0.7 V but can range from 0.76 V at $-40^{\circ} \mathrm{C}$ down to 0.5 V at $+125^{\circ} \mathrm{C}$. See Figure 24 to see the change in $\mathrm{V}_{\mathrm{T}}$ with the operating temperature.
When an overvoltage condition is detected on either the $S$ or SFB pin, both switches automatically open regardless of the digital logic state (IN). The S to D and SFB to DFB pins become high impedance and ensure that no current flows through the switches. In Figure 26, the voltage on the D pin follows the voltage on the $S$ pin until the main channel switch turns off completely and the drain voltage discharges through the load. The maximum voltage on the drain is limited by the internal ESD diodes, and the rate at which the output voltage discharges is dependent on the load at the D pin.

The maximum voltage that can be applied to any source input is +60 V or -60 V . When the ADG5401F is powered using a single supply of 25 V or greater, the maximum negative signal level reduces to remain within the 80 V maximum rating. For example, at $\mathrm{V}_{\mathrm{DD}}=+40 \mathrm{~V}$, the maximum negative signal drops from -60 V to -40 V . Construction of the process allows the channel to withstand 80 V across either switch when the switches are open. Note that these overvoltage limits apply whether the power supplies are present or not.

During overvoltage conditions, the leakage current into and out of the $S$ and SFB pins is limited to tens of microamperes and only nanoamperes for the D and DFB pins. This limit protects the switches and connected circuitry from overstresses and restricts the current drawn from the signal source.

## ESD Performance

The ADG5401F has an ESD rating of 2 kV for the HBM.
The D and DFB pins have ESD protection diodes to the rails and the voltage at these pins must not exceed the supply voltage. The S and SFB pins have specialized ESD protection that allow the signal voltage to reach $\pm 60 \mathrm{~V}$ regardless of the supply voltage level. See Figure 44 for the switch channel overview.


## Trench Isolation

In the ADG5401F, an insulating oxide layer (trench) is placed between the N channel DMOS and the P channel DMOS (PDMOS) transistors in the circuit. Parasitic junctions that occur between the transistors in the junction isolated switches are eliminated, and the result is a switch that is latch-up immune under all circumstances. These devices pass the JESD78D latch-up test.


Figure 45. Trench Isolation

## OVERVOLTAGE FAULT PROTECTION

When the voltage at the S or SFB input exceeds $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{ss}}$ by $\mathrm{V}_{\mathrm{T}}$, the switches turn off or, if the device is unpowered, the switches remain off. Both switch inputs remain high impedance regardless of the digital input state or the load resistance, and the output acts as a virtual open circuit. Signal levels up to +60 V and -60 V are blocked in both the powered and unpowered condition as long as the +80 V absolute maximum rating limitation between the S or SFB pin and $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ pin is met. For example with a +40 V single supply, the overvoltage protection is +60 V and -40 V (see Figure 46).


Figure 46. S or SFB to VDD or VSS Maximum Rating

## Power-On Protection

To activate the switches, the three following conditions must be meet:

- The minimum supply operating conditions in Table 1.
- The input signal must be between $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{T}}$ and $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{T}}$.
- The digital logic control input, IN, is on.

When the switches are on, signal levels from $V_{s s}$ up to $V_{D D}-2 V$ are passed.

The switches respond to a voltage on either the $S$ pin or the SFB pin that exceeds $V_{D D}$ or $V_{s s}$ by $V_{T}$ by turning off. The absolute input voltage limits are -60 V and +60 V , while maintaining an 80 V limit between the S or SFB pin and the supply rails. The switches remain off until the voltage at the $S$ and SFB pins return to between $V_{D D}$ and $V_{\text {SS }}$.

When powered by the $\pm 15 \mathrm{~V}$ dual supply, the positive overvoltage response time ( $\mathrm{t}_{\text {tesponse }}$ ) is typically 230 ns , and trecovery is $11.7 \mu \mathrm{~s}$. These values vary with different supply voltage and output load conditions.

Exceeding $\pm 60 \mathrm{~V}$ on either the S or SFB input may damage the ESD protection circuitry on the ADG5401F.

## Power Off Protection

When no power supplies are present, the switches remain in an off state and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switches or downstream circuitry. The switch outputs are a virtual open circuit.

The switches remain off regardless of whether the $V_{D D}$ and $V_{s s}$ supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to $\pm 60 \mathrm{~V}$ are blocked when powered off.

## Overvoltage Interrupt Flag

The voltages on the S and SFB inputs of the ADG5401F are continuously monitored, and the active low digital output pin, FF , indicates the fault state.

The voltage on the FF pin indicates if either the $S$ or SFB input pin is experiencing a fault condition. The FF pin is an opendrain output that requires an external pull-up resistor. The output of the FF pin is high when both the $S$ and SFB pins are within the normal operating range. If either the $S$ or SFB pin voltage exceeds the supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ ) by $\mathrm{V}_{\mathrm{T}}$, the FF output provides a low impedance path to GND.

## APPLICATIONS INFORMATION

The ADG5401F overvoltage protected switches provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments where overvoltage signals can be present, and the system must remain operational both during and after an overvoltage occurs.

## POWER SUPPLY RAILS

To guarantee correct operation of the device, $0.1 \mu \mathrm{~F}$ decoupling capacitors are required on both $V_{D D}$ and $V_{S S}$ to GND.
The ADG5401F can operate with bipolar supplies between $\pm 5 \mathrm{~V}$ and $\pm 22 \mathrm{~V}$. Note that the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ supplies do not have to be symmetrical, but the supply range must not exceed 44 V . The ADG5401F can also operate with single supplies between 8 V and 44 V with Vss connected to GND.

The ADG5401F is fully specified at the $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V},+12 \mathrm{~V}$, and +36 V supply ranges.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a bipolar power solution is shown in Figure 47. The ADP5070 (dual switching regulator) generates a positive and negative supply rail for the ADG5401F amplifier and/or a precision converter in a typical signal chain. Also shown in Figure 47 are two optional LDOs, ADP7118 and ADP7182, positive and negative low dropout regulators (LDOs), respectively, that can be used to reduce the output ripple of the ADP5070 in ultralow noise sensitive applications.


Figure 47. Bipolar Power Solution
Table 11. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| ADP5070 | $1 \mathrm{~A} / 0.6 \mathrm{~A}$, dc-to-dc switching regulator with |
|  | independent positive and negative outputs |
| ADP7118 | $20 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO linear regulator |
| ADP7182 | $-28 \mathrm{~V},-200 \mathrm{~mA}$, low noise, LDO linear regulator |

## POWER SUPPLY SEQUENCING PROTECTION

When the device is off, the switch channels remain open and the signals from -60 V to +60 V can be applied without damaging the device. The switch channels only close when the supplies are connected, a suitable digital control signal is placed on the IN pin, and the signal is within the normal operating range. Note that placing the ADG5401F between external connectors and sensitive components offers protection in systems where a signal is presented to the $S$ or SFB pin before the supply voltages are available.

## SIGNAL RANGE

The ADG5401F switches have overvoltage detection circuitry on the $S$ and SFB pins that compares the voltage levels with $V_{D D}$ and $V_{\text {ss. }}$. To protect downstream circuitry from overvoltages, supply the ADG5401F with voltages that match the intended signal range. The NDMOS only architecture used in the switches allows signals up to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ to be passed with little distortion. A signal that exceeds the supply rail by $\mathrm{V}_{\mathrm{T}}$ is then blocked. This signal block offers protection to both the device and any downstream circuitry.

## LOW IMPEDANCE OUTPUT CHANNEL PROTECTION

The ADG5401F can be used as a protective element in signal chain outputs that are sensitive to both channel impedance and overvoltage signals. Traditionally, series resistors are used to limit the current during an overvoltage condition to protect susceptible components.

These series resistors affect the performance of the signal chain and reduce the precision that can be reached. A compromise must be reached on the value of the series resistance that is high enough to sufficiently protect sensitive components but low enough that the precision performance of the signal chain is not sacrificed.

The ADG5401F enables the designer to remove these resistors and retain the precision performance without compromising the protection of the circuit.

## INTELLIGENT FAULT DETECTION

The ADG5401F digital output pin (FF) can interface with a microprocessor or control system and be used as an interrupt flag. This feature provides real-time diagnostic information on the state of the device and the system to which the device connects.
The control system can use the digital interrupt to start a variety of actions, such as the following:

- Initiating investigation into the source of the overvoltage fault
- Shutting down critical systems in response to the overvoltage
- Data recorders marking data during these events as unreliable or out of specification

For systems that are sensitive during a start-up sequence, the active low operation of the flag allows the system to ensure that the ADG5401F powers on and that all input voltages are within the normal operating range before initiating operation.
The FF pin is an open drain that requires an external pull-up resistor, which allows signals to be combined into a single interrupt for larger modules that contain multiple devices.

## LARGE VOLTAGE, HIGH FREQUENCY SIGNALS

Figure 28 illustrates the voltage range and frequencies that the ADG5401F can reliably convey. For signals that extend across the full signal range from $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$, keep the frequency below 2.5 MHz . If the required frequency is greater than 2.5 MHz , decrease the signal range appropriately to ensure signal integrity.

## AMPLIFIER OR DAC OUTPUT PROTECTION

The ADG5401F has a secondary feedback channel for protecting the amplifier outputs or DAC outputs. The feedback channel is connected between the drain feedback pin (DFB) and the source feedback pin (SFB). This feedback channel has a typical resistance of $0.6 \mathrm{k} \Omega$ and can close the feedback loop of an amplifier output or a DAC output (see Figure 48). This feedback loop removes any output error caused by the main channel on resistance.


Figure 48. Amplifier Output Protection

The secondary feedback channel is also protected from overvoltages to $\pm 60 \mathrm{~V}$ and is controlled by the same switch driver as the main switch channel. If a fault is detected on either the source (S) or source feedback (SFB) pin, both the main switch channel and the feedback channel open, protecting both the amplifier output node and the negative input of the amplifier. For optimal performance, it is recommended to keep the maximum voltage differential between the $S$ and SFB pins to less than 1 V .

If the secondary feedback channel is not required, it is recommended to short the $S$ pin to the SFB pin and the D pin to the DFB pin.

## OPEN-LOOP PREVENTION

The open-loop prevention feature is an internal switch in the ADG5401F. When the main switch is disabled, this switch connects the drain (D) of the main switch and the drain of the feedback switch (DFB) (see Figure 49). This internal open-loop prevention switch opens and closes automatically when the main channel switch toggles. This feature stabilizes an amplifier output by preventing the amplifier from going into an openloop configuration. When the main switch disables in normal operation or in a fault condition, the open-loop prevention switch activates. Note that the open-loop prevention switch is identical to the feedback channel switch.


Figure 49. Open-Loop Prevention Feature

## POWER-ON CONDITION

The power-on condition feature is a user configurable switch that pulls the source $(\mathrm{S})$ of the switch to ground through a $30 \mathrm{k} \Omega$ resistor when the switch is disabled and no fault is present. This feature is enabled with a Logic 0 on the POC pin and disabled with either 5 V on the POC pin or by floating the POC pin.


Figure 50. DAC Output Protection
Table 12 details the switch source state when the POC pin is enabled.

Table 12. Switch Source (S) State with POC Enabled

| Condition | Switch Source (S) |
| :--- | :--- |
| Switch Disabled, EN = 0 | S connected to GND through POC <br> switch $(30 \mathrm{k} \Omega)$ |
| Switch Enabled, EN =1 | Connected to D, switch closed <br> Fault On the Output <br> Switch Powering Up |
| Switch open, fault flag asserted <br> S connected to GND through POC <br> switch $(30 \mathrm{k} \Omega)$ |  |

## SWITCHES IN A KNOWN STATE

If no digital inputs are present on the switch control line (IN), the switches remain in an off state, which prevents unwanted signals passing through the switches.

## HIGH VOLTAGE SURGE SUPPRESSION

To achieve protection from high voltage transients, such as IEC 61000-4-2 ESD, IEC 61000-4-4 electrical fast transient (EFT), and IEC 61000-4-5 surge, implement the circuit shown in Figure 51 by using discrete resistors and a transient voltage suppression (TVS) device. Place the resistors inside the feedback loop of the system so that the resistors do not add any error to the system output.


Table 13 details the results achieved by using the discrete protection circuit shown in Figure 51. To replicate the harshest environments, the surge test was performed by zapping the S pin directly through a $40 \Omega$ resistor and a $0.5 \mu \mathrm{~F}$ capacitor coupling network. The EFT test was performed by zapping the $S$ pin directly without any capacitive coupling through cables.

Table 13. High Voltage Transient Protection

| IEC 61000-4 Transient | Protection Level (kV) |
| :--- | :--- |
| ESD (Contact) | $\pm 6$ |
| EFT | $\pm 4$ |
| Surge | $\pm 4$ |

## ADG5401F

## OUTLINE DIMENSIONS



Figure 52. 10-Lead Lead Frame Chip Scale Package [LFCSP]
$3 \mathrm{~mm} \times 2 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-10-16)
Dimensions shown in millimeters

ORDERING GUIDE
$\left.\begin{array}{l|l|l|l}\hline \text { Model }^{1} & \text { Temperature Range } & \text { Package Description } & \text { Package Option } \\ \hline \text { ADG5401FBCPZ-RL7 } & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \begin{array}{l}10-\text {-Lead Lead Frame Chip Scale Package [LFCSP] } \\ \text { EVAL-ADG5401FEBZ }\end{array} & \text { Evaluation Board }\end{array}\right]$ CP-10-16 $\quad$.
${ }^{1} Z=$ RoHS Compliant Part.

