

CN0202 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design

Supported Devices

- AD5662
- AD5750

Reference Circuits

• CN0202

Overview

This document presents the steps to setup an environment for using the **EVAL-CN0202-SDPZ** evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-CN0202-SDPZ Evaluation Board with the Xilinx KC705 board.



For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to use the part evaluation setup. This consists of:

- 1. A controller board like the SDP-B (EVAL-SDP-CS1Z)
- 2. The component SDP compatible product evaluation board
- 3. Corresponding PC software (shipped with the product evaluation board)

The SDP-B controller board is part of Analog Devices System Demonstration Platform (SDP). It provides a high speed USB 2.0 connection from the PC to the component evaluation board. The PC runs the evaluation software. Each evaluation board, which is an SDP compatible daughter board, includes the necessary installation file required for performance testing.

Note: it is expected that the analog performance on the two platforms may differ.

28 Sep 2012 09:32 · Adrian Costina

Below is presented a picture of **SDP-B** Controller Board with the **EVAL-CN0202-SDPZ** Evaluation Board.



The **EVAL-CN0202-SDPZ** board provides a full function, high voltage (up to 44 V), flexible, programmable analog output solution that meets most requirements for programmable logic controller (PLC) and distributed control system (DCS) applications. When using this evaluation board with the SDP board or BeMicro SDK board, apply +6 V and GND to Connector CN2, 12-50 V and GND to Connector CN3.

The AD5662 low power (0.75 mW typical @ 5 V), rail-to-rail output, 16-bit nanoDAC® device and the AD5751 industrial current/voltage output driver are well matched with respect to input and output voltage ranges, as well as reference voltage requirements.

The AD5662, a member of the nanoDAC family, is a low power, single, 16-bit buffered voltage-out DAC that operates from a single 2.7 V to 5.5 V supply and is guaranteed monotonic by design.

The AD5662 requires an external reference voltage to set the output range of the DAC. The part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V (AD5662x-1) or to midscale (AD5662x-2), and remains there until a valid write takes place. The part contains a power-down feature that reduces the current consumption of the device to 480 nA at 5 V and provides software-selectable output loads while in power-down mode.

The low power consumption of this part in normal operation makes it ideally suited to portable battery-operated equipment. The power consumption is 0.75 mW at 5 V, going down to 2.4 μ W in power-down mode. The AD5662's on-chip precision output amplifier allows rail-to-rail output swing to be achieved. For remote sensing applications, the output amplifier's inverting input is available to the user.

The AD5750/AD5750-1 are single-channel, low cost, precision voltage/current output drivers with hardware- or software- programmable output ranges. The software ranges are configured via an SPI-/MICROWIRETM-compatible serial interface. The AD5750/AD5750-1 target applications in PLC and industrial process control. The analog input to the AD5750/AD5750-1 is provided from a low voltage, single-supply digital-to-analog converter (DAC) and is internally conditioned to provide the desired output current/voltage range. Analog input ranges available are 0 V to 2.5 V (AD5750-1) or 0 V to 4.096 V (AD5750). The output current range is programmable across five current ranges: 4 mA to 20 mA, 0 mA to 20 mA or 0 mA to 24 mA, ± 20 mA, and ± 24 mA. An overrange of 2% is available on the unipolar current ranges. Voltage output is provided from a separate pin that can be configured to provide 0 V to 5 V, 0 V to 10 V, ± 5 V, or ± 10 V output ranges. An overrange of 20% is available on the voltage ranges. Analog outputs are short-circuit and open-circuit protected and can drive capacitive loads of 1 µF and inductive loads of 0.1 H. The device is specified to operate with a power supply range from ± 12 V to ± 24 V. Output loop compliance is 0 V to AVDD - 2.75 V. The flexible serial interface is SPI and MICROWIRE compatible and can be operated in 3-wire mode to minimize the digital isolation required in isolated applications. The interface also features an optional PEC error

checking feature using CRC-8 error checking, useful in industrial environments where data communication corruption can occur. The device also includes a power-on reset function, ensuring that the device powers up in a known state (0 V or tristate), and an asynchronous CLEAR pin that sets the outputs to zero scale/midscale voltage output or the low end of the selected current range. An HW SELECT pin is used to configure the part for hardware or software mode on power-up.

More information

- CN0202 Product Info pricing, samples, datasheet
- AD5662 Product Info pricing, samples, datasheet
- AD5750 Product Info pricing, samples, datasheet
- EVAL-CN0202-SDPZ evaluation board user guide
- Xilinx KC705 FPGA board

Getting Started

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

Required Hardware

- Xilinx KC705 FPGA board
- FMC-SDP adapter board
- EVAL-CN0202-SDPZ evaluation board

Required Software

- Xilinx ISE 14.6.
- UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
- The EVAL-CN0202 reference project for Xilinx KC705 FPGA.

Downloads





Run the Demonstration Project

Hardware setup

Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.

- Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
- Connect the JTAG and UART cables to the KC705 and power up the FPGA board.

Reference Project Overview

The following commands were implemented in this version of EVAL-CN0202 reference project for Xilinx KC705 FPGA board.

Command	Description	
help?	Displays all available commands.	
register=	Write a value to the DAC register. Accepted values: 0 65535 - value to be written in register.	
register?	Displays the last value written to the DAC register.	

Command	Description
ad5750clrPin=	Sets the output value of CLR pin. Accepted values: 0 - sets the CLR pin low.(default)
	I - sets the CLR pin high.
ad5750clrPin?	Displays the output value of CLR pin.
addressA0=	Sets the value of A0 address bit(JP1). Accepted values: 0 - address is 0b000.(default) 1 - address is 0b001.
addressA0? Displays the value of A0 address bit(JP1).	
range=	Sets the output range for AD5750. Accepted values: $0 \rightarrow 0V$ to 5V. $1 \rightarrow 0V$ to 6V. $2 \rightarrow 0V$ to 10V. $3 \rightarrow 0V$ to 12V. $4 \rightarrow -2.5V$ to +2.5V. $5 \rightarrow -5V$ to +5V. $6 \rightarrow -6V$ to +6V. $7 \rightarrow -10V$ to +10V. $8 \rightarrow -12V$ to +12V. $9 \rightarrow 4mA$ to 20mA(internal). $10 \rightarrow 4mA$ to 20mA(external). $11 \rightarrow 0mA$ to 20mA(external). $12 \rightarrow 0mA$ to 20mA(external). $13 \rightarrow 0mA$ to 24mA(internal). $14 \rightarrow 0mA$ to 24mA(external). $15 \rightarrow -20mA$ to +20mA(internal). $16 \rightarrow -20mA$ to +20mA(external). $17 \rightarrow -24mA$ to +24mA(internal). $18 \rightarrow -24mA$ to +24mA(external). $19 \rightarrow 3.92mA$ to 20.4mA(internal). $20 \rightarrow 0mA$ to 20.4mA(internal). $21 \rightarrow 0mA$ to 24.5mA(internal).
range?	Displays the current output range.
fault?	Displays the list of possible faults.

Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.

The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral.



Software Project Setup

The hardware platform for each reference projects with FMC-SDP interposer and KC705 evaluation board is common. The next steps should be followed to recreate the software project of the reference design:

• First download the **KC705 Reference project** from Github on your computer. You can do this by clonning this repository: https://github.com/analogdevicesinc/fpgahdl_xilinx.

A share the state of the	and a part of the second second	2121.2		-	
Party - Andrews	a P Bernell, A Bern Starform.			1.0	
C thomas		14-1-12	100	-	
States	-C.4991.078	all 100 million and 100	the same		
A Destinate	0.0 x x x x x x x x x x x x x x x x x x	inclusion and had	The state		
E. As as Fore	-1.46701.07M	0.00.000.000	the last		
	a -C.46700.04	\$100 BOLLO BR	the lots		
Giame.	d Council	International Inter-	they would be		
C december -	¥ 4.00	and the set of the	the later.		
J Marth	- Coladollit	being barber	The local		
42 Annual	A damage	According to a sea	- North Control of Con		
Al Second	-Community	and the second	the longer		
M Trees	a dominical th	0.00.0003.003.000	This is a second		
	2 d annuel, p. M.	1000 Block 100 Block	the second		
(R impart)	# -Current, 1785	\$100 BULLET PR	the local		
E walks to	d downshings	And in case of the local data	they income		
the New York (1997)	C generated	And the second second	10111100-001-00		1.44
to Novintenic Bill	Colorest Colorest	And the local data	other states of the		114
	C Rolling and	100000-0000-000			-
States .					

• From this entire repository you will use **cf_sdp_kc705** folder. This is common for all KC705 projects.

	The Party of the P				
Apreside .	in the second	Conversion of	See. 1	-	
Al family	3.00	a link on the	Ani-hump		
a feature .	2.00.	1.0 million (100 million)	Makana		
in the local figures	C potence	1.0.00	100000000000000000000000000000000000000		1.65
	L) attent	A 17 (85) (14) (86)	and the second second		1.48
10-anti-	Standd	1.	104 101 14 418		110
Thursday.	12 apress and	A 1 100 100 100	100.74		12.58
(Marris	a rearran	A CONTRACTOR OF A	The fighter for		1.64
a frank	1				
Contraction -					
a come					
the second se					
E Inches of					
A Designation of the					
and the second sec					

- Open the Xilinx SDK. When the SDK starts, it asks you to provide a folder where to store the workspace. Any folder can be provided. Make sure that the path where it is located does not contain any spaces.
- In the SDK select the *File→Import* menu option to import the software projects into the workspace.

φ.	C/C++ : Mirs SDK				
7.ie	Salt Source Relactor N	night Seach R	un Project Klim To	th Window H	wip .
	New Open File	A8-365-51+	· · · · · · · ·	4-8-	0.0.0.0
	Orme Ad	CM-W On-SMI-W			
	See As-	CH+1			
	Save All Recent	Ch1-3HR+5			
	New.				
8	Refresh Convert Line Delimiters To	΄.			
	Post.	0.64			
	Seitch Workspece Restart				
úu.	inport		1		
-	tipot. Popetes	an-bear			

• In the Import window select the General - Existing Projects into Workspace option.

elect.	
Create new projects from an archive file or directory.	Ľ
elect an import source	
type filter text	
La seasong miguros anto montapace. La fate fatem □, Preferences > ⊕ FullC++ ⇒ ⊕ Remote Systems ⇒ ⊕ Run/Ceteug	
p 🍘 Team	

In the *Import Projects* window select the cf_sdp_kc705 folder as root directory and check the Copy projects into workspace option. After the root directory is chosen the projects that reside in that directory will appear in the *Projects* list. Press *Finish* to finalize the import process.



• The *Project Explorer* window now shows the projects that exist in the workspace without software files.

Contraction and			-
A NOT		**	141 (16) TO
A STREET			
-			
10	(new plants, Press (new Press, Press,	-	
1000		. Basel	
		-	

Now the software must be added in your project. For downloading the software, you must use 3 links from Github given in **Downloads** section. From there you'll download the specific driver, the specific commands and the Xilinx Boards Common Drivers(which are commons for all Xilinx boards). All the software files downloaded must be copied in **src** folder from sw folder.





 Before compilation in the file called Communication.h you have to uncomment the name of the device that you currently use. In the picture below there is an example of this, which works only with AD5629R project. For another device, uncomment only the respective name. You can have one driver working on multiple devices, so the drivers's name and the uncommented name may not be the same for every project.

a lan lan same	an bi har da ta ban fa	-

- The SDK should automatically build the project and the *Console* window will display the result of the build. If the build is not done automatically, select the **Project→Build Automatically** menu option.
- If the project was built without any errors, you can program the FPGA and run the software application.

13 Aug 2013 08:22 · Lucian Sin

More information

- AD5662 IIO DAC Linux Driver
- ask questions about the FPGA reference design
- Example questions:
 - FMCDAQ2 Arria10GX Nios Sourcecode by kairue
 - ad-fmcomms1-ebz anti aliasing filter features by McG
 - Using ZC706 and AD-fmcomms3 by 85083074@qq.com
 - FM-COMMS3 and FM-COMMS5 with VC707 vs Zync ZC706 by dr8
 - FMCOMMS3 MATLAB Streaming Error by jmreneau

28 May 2012 14:18

 $\ensuremath{\mathbb{S}}$ Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com