

Quad 12-Bit D/A Converter

AD75004

FEATURES

4 Complete 12-Bit D/A Functions
Double-Buffered Latches
Simultaneous Update of All DACs Possible
±5 V Output Range
High Stability Bandgap Reference
Monolithic BiMOS Construction
Guaranteed Monotonic over Temperature
3/4 LSB Linearity Guaranteed over Temperature
4 μs max Settling Time to 0.01%
Operates with ±12 V Supplies
Low Power: 720 mW max Including Reference
TTL/5 V CMOS Compatible Logic Inputs
8-Bit Microprocessor Interface
24-Pin PDIP or 28-Lead PLCC Package


PRODUCT DESCRIPTION

The AD75004 contains four complete, voltage output, 12-bit digital-to-analog converters, a high stability bandgap reference, and double-buffered input latches on a single chip. The converters use 12 precision high speed bipolar current steering switches and laser-trimmed thin-film resistor networks to provide fast settling time and high accuracy.

Microprocessor compatibility is achieved by the on-chip double-buffered latches. The design of the input latches allows direct interface to 8-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 50 ns, allowing use with fast microprocessors.

The functional completeness and high performance of the AD75004 results from a combination of advanced switch design, the BiMOS II fabrication process, and proven laser trimming technology. BiMOS II is an epitaxial BiCMOS process optimized for analog and converter functions. The AD75004 is trimmed at the wafer level and is specified to $\pm 1/2$ LSB maximum linearity error at 25°C and $\pm 3/4$ LSB over the full operating temperature range. The on-chip output amplifiers provide an output range of ± 5 V, with 1 LSB equal to 2.44 mV.

FUNCTIONAL BLOCK DIAGRAM



The bandgap reference on the chip has low noise, long term stability and temperature drift characteristics comparable to discrete reference diodes. The absolute value of the reference is laser trimmed to +5.00 V with 0.6% maximum error. Its temperature coefficient is also laser trimmed.

Typical full-scale gain TC is 15 ppm/°C. With guaranteed monotonicity over the full temperature range, the AD75004 is well suited for wide temperature range performance.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Parameter	Symbol	Min	Тур	Max	Units
DIGITAL INPUTS (D0-D7, A0-A3, \overline{CS} , \overline{WR}) Logic Levels (TTL Compatible) Input Voltage, Logic "1" Input Voltage, Logic "0" Input Current, $V_{IH} = 5.5 \text{ V}$ Input Current, $V_{IL} = 0.8 \text{ V}$ Input Capacitance	V _{IH} V _{IL} I _{IH} I _{IL} C _{IN}	2.0		5.5 0.8 10 10	V V μΑ μΑ pF
ACCURACY Resolution Integral Linearity Error Integral Linearity Error, T _{MIN} to T _{MAX} Differential Linearity Error Differential Linearity Error, T _{MIN} to T _{MAX} Gain (Full-Scale) Error ¹ Gain Error Drift, T _{MIN} to T _{MAX} Bipolar Zero Error		Gua	$\pm 1/4$ $\pm 1/2$ $\pm 1/2$ ranteed Monot ± 2 ± 15 ± 1 ± 3	±10 ±30 ±2	Bits LSB LSB LSB LSB LSB ppm/°C LSB
Bipolar Zero Error Drift, T _{MIN} to T _{MAX} ¹ CHANNEL-TO-CHANNEL MISMATCH Integral Linearity Error Gain Error ¹ Bipolar Zero Error ¹			±1/2 ±1 ±1	±1 ±4 ±2	ppm/°C LSB LSB LSB
DYNAMIC PERFORMANCE Settling Time to $\pm 0.01\%$ of FSR for FSR Change, $2 \text{ k}\Omega \parallel 500 \text{ pF}$ Load Slew Rate, $2 \text{ k}\Omega \parallel 500 \text{ pF}$ Load Digital Input Crosstalk (Static) ²		5	2	4 -50	μs V/μs dB
ANALOG OUTPUTS Full-Scale Range (FSR) Output Current Short Circuit Limit Current	V _{OUT} I _{OUT}	±5	±5	±40	V mA mA
VOLTAGE REFERENCE Reference Output Voltage Temperature Coefficient Reference Output Currents ³ Reference Input Voltage Reference Input Current @ 5.0 V	$V_{ m REFOUT}$ $V_{ m REFIN}$ $I_{ m REFIN}$	4.97 3.0 4.5	5.00 ±15 5.0 5.0	5.03 ±25 5.5 3.0	V ppm/°C mA V mA
POWER SUPPLY GAIN SENSITIVITY $\Delta Gain/\Delta V_{DD}$, $V_{DD} = +10.8$ to $+13.2$ V dc ¹ $\Delta Gain/\Delta V_{SS}$, $V_{SS} = -10.8$ to -13.2 V dc ¹			±15 ±15	±25 ±25	ppm of FSR/% ppm of FSR/%
POWER SUPPLY REQUIREMENTS Voltage Range Supply Currents	$\begin{array}{c} V_{DD},V_{SS} \\ I_{DD},I_{SS} \end{array}$	±10.8	±12 ±25	±13.2 ±30	V mA
TEMPERATURE RANGE Specification Storage	T _{MIN} , T _{MAX}	0 -65		+70 +150	°C

Specifications subject to change without notice.

¹Gain and bipolar zero errors are measured using internal voltage reference and include its errors.

²Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from V_{OUTMIN} to V_{OUTMAX} into a $2 \text{ k}\Omega \parallel 500 \text{ pF load by means of varying the digital input code.}$ The internal voltage reference is intended to drive on-chip only; buffer it if using it externally.

⁴All minimum and maximum specifications are guaranteed, and specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.


TIMING CHARACTERISTICS¹

 $(T_A = +25$ °C, ± 12.0 V power supplies unless otherwise noted)

Parameter	Symbol	Min	Units
Address Setup Time	t ₁	30	ns
Address Hold Time	t ₂	10	ns
Data Setup Time	t ₃	10	ns
Data Hold Time	t ₄	45	ns
Chip Select to Write Setup Time	t ₅	0	ns
Write to Chip Select Hold Time	t ₆	0	ns
Write Pulse Width	t ₇	50	ns

NOTES

Specifications subject to change without notice



TRUTH TABLE

Control and Address Lines						
CS	$\overline{\mathbf{W}}\mathbf{R}$	A3	A2	A1	A0	Operation
1	X	X	X	X	X	No operation
X	1	X	X	X	X	No operation
0	0	0	0	A1*	A0*	8 LSBs \rightarrow one input latch
0	0	0	1	A1*	A0*	4 MSBs → one input latch
0	0	1	0	A1*	A0*	Update one DAC latch
0	0	1	1	X	X	Update all 4 DAC latches

NOTE

*The A1 and A0 inputs specify the relevant channel.

A1	A0	Channel
0	0	0
0	1	1
1	0	2
1	1	3

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

	Min	Max	Units	Conditions
V _{DD} to DGND	-0.3	+18	V	
V _{SS} to DGND	-18	+0.3	V	
$ m V_{DD}$ to $ m V_{SS}$	-0.3	+26.4	V	
V _{REFIN} to AGND	-0.3	$ m V_{DD}$	V	
Digital Inputs to DGND	-0.3	$V_{ m DD}$	V	
AGND to DGND	-0.3	+0.3	V	
Short to AGND on Analog Outputs		Indefinite	sec	
Power Dissipation		1.0	W	$T_A \le 75^{\circ}C$
Specification Temperature Range	0	+70	°C	
Storage Temperature	-65	+150	°C	
Lead Temperature		+300	°C	Soldering, 10 seconds

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

-3-

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD75004 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model	Temperature Range	Package Option*	
AD75004KN	0°C to +70°C	N-24A	
AD75004KP	0°C to +70°C	P-28A	

^{*}N = Plastic DIP; P = Plastic Leaded Chip Carrier.

¹Timing measurement reference level is 1.5 V.


PIN DESCRIPTIONS

PLCC Pin	Plastic DIP Pin	Name	Description
1	1	D7	Data Input Bit 7
2	2	D6	Data Input Bit 6
3	3	D5	Data Input Bit 5
5	4	D4	Data Input Bit 4
6	5	D3	Data Input Bit 3 or 11 (MSB)
7	6	D2	Data Input Bit 2 or 10
9	7	D1	Data Input Bit 1 or 9
10	8	D0	Data Input Bit 0 (LSB) or 8
11	9	$\overline{\text{CS}}$	Chip Select Input; Active Low
13	10	\overline{WR}	Write Input; Active Low
14	11	A3	Address Input Bit 3 (MSB)
15	12	A2	Address Input Bit 2
16	13	A1	Address Input Bit 1
17	14	A0	Address Input Bit 0 (LSB)
18	15	DGND	Digital Ground
19	16	AGND	Analog Ground
20	17	V_{SS}	-12 V Power Supply
21	18	V_{REFOUT}	+5 V Reference Output
22	19	V_{REFIN}	Reference Input
23	20	V_{OUT0}	Analog Output 0
24	21	V_{OUT1}	Analog Output 1
26	22	V_{OUT2}	Analog Output 2
27	23	V_{OUT3}	Analog Output 3
28	24	V_{DD}	+12 V Power Supply
4	_	NC	No Internal Connection
8	_	NC	No Internal Connection
12	_	NC	No Internal Connection
25	-	NC	No Internal Connection


BINARY CODE TABLE

Twos Complement			Analog Output	
Value in DAC Latch			Voltage	
MSB 0111 0000 0000 1111 1000	1111 0000 0000 1111 0000	LSB 1111 0001 0000 1111 0000	$\begin{array}{c} (2047/2048) * V_{REFIN} \\ (1/2048) * V_{REFIN} \\ 0 \ V \\ - \ (1/2048) * V_{REFIN} \\ - V_{REFIN} \end{array}$	

PIN CONFIGURATIONS 24-Pin Plastic DIP




28-Pin PLCC




OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

Plastic DIP (N-24A)



PLCC (P-28A)



-4- REV. A