LTR								F	REVISI	ONS										
4					[DESCR	RIPTIO	N					DA	ATE (YI	R-MO-L	DA)		APPF	ROVED	
9																			i.	
DEV	1	·			1		<u> </u>	1	1	1		1	<u> </u>	+	<u> </u>	+	 			1
REV	35	36	37	38	30	—		 	<u> </u>	 	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>				
SHEET	35	36	37	38	39									<u> </u>		<u> </u>				
SHEET REV						20	21	22	23	24	25	26	27	28	29	30	31		33	34
SHEET	15	36 16	37 17	38 18 REV	19	20	21	22	23	24	25	26	27	28	29	30	31		33	34
SHEET REV SHEET	15			18	19 /	20	21	22	23	24	25	26	27	28	29	30	31		33	34
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE PRE RIC	19 / EET CRARED	D BY FICER						6 CC	7 DLA DLUM	8 LAND	9 0 AND , OHI0	10 D MAF O 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC	15 NDAF	16 RD CUIT		18 REV SHE PRE RIC CHE	19 / EET	D BY FICER BY	1					6 CC	7 DLA DLUM	8 LAND	9 0 AND , OHI0	10 D MAF O 432	11 RITIM 218-3	12 E	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR US	NDAF DCIRC AWIN	16 RD CUIT G	17	18 REV SHE PRE RIC CHE RA.	19 / EET CK OFF CKED	D BY FICER BY PITHAE D BY	1 DIA			4 MIC	5 CROC	6 CC http: CIRCI	DLA DLUW ://www	8 IAND MBUS w.lan	9 O AND , OHIα dandi	D MAF O 432 mariti	11 RITIM 218-33 ime.d	12 E 990 Ila.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR US	NDAF DCIRC AWIN NG IS A SE BY RTMEN VCIES (16 RD CUIT G WAILAI ALL ITS OF THE	17 BLE	18 REV SHE RIC CHE RA. APPI CH,	19 / EET CK OFF CKED JESH F	D BY FICER BY PITHAC D BY F. SAI	DIA FFLE	2		4 MIC 125	5 CROC	6 CC http: CIRCI	DLA DLUW ://www	8 IAND MBUS w.lan	9 9 0 AND 0 OHIO dandi	D MAF O 432 mariti	11 RITIM 218-33 ime.d	12 E 990 Ila.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR US DEPAR AND AGEN DEPARTMEN	NDAF DCIRC AWIN NG IS A SE BY RTMEN VCIES (16 RD CUIT G VAILAI ALL ITS OF THE DEFEN	17 BLE	18 REV SHE PRE RIC CHE RA. APPI CH,	19 / PAREE CK OFF CKED I JESH F ROVEL ARLES	D BY FICER BY PITHAE D BY F. SAI APPRC 17-1	DIA FFLE DVAL D	2		4 MIC 125 MO	5 CROC	6 CC http: CIRCI PS AN ITHIC	DLA DLUW ://www	B B B B B B B B B B B B B B B B B B B	9 9 0 AND 0 OHIO dandi	10 D MAF O 432 mariti	11 RITIM 218-39 ime.d	12 E 990 Ila.mil	, , RTER	14


DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type Generic number		Circuit function
01	AD9246	Radiation hardened, 14-bit, 125 million samples per second (MSPS), 1.8 V analog-to-digital converter (ADC)

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

	Device class		Device requirer	nents documentation
	Q or V	C	Certification and qua	lification to MIL-PRF-38535
1.2.4	Case outline(s).	The case outline(s) are as design	nated in MIL-STD-18	335 and as follows:
	Outline letter	Descriptive designator	Terminals	Package style
	Х	See figure 1	48	Quad flat pack with brazed lid
1.2.5	Lead finish. The	lead finish is as specified in MIL-	PRF-38535 for devi	ce classes Q and V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 2
DSCC FORM 2234			

Downloaded from Arrow.com.

1.3 Absolute maximum ratings. 1/

	STANDARD MICROCIRCUIT DRAWING	A		5962-14227
	STANDARD	SIZE		
	easurement taken under absolute worst case conditions of st bard (PCB) to minimize PCB mounting heat sinking effects wh			
_	aximum internal power dissipation is specified so that TJ doe addle is soldered to ground.	s not exceed +18	50°C with T _A = +125°C whe	ere exposed
	aximum levels may degrade performance and affect reliability			
	tresses above the absolute maximum rating may cause permi		the device. Extended ope	eration at the
	Conversion rate, DCS disabled Ambient operating temperature range (TA)			1525
	Conversion rate, duty cycle stabilizer (DCS) enabled		20 MSPS to 125 N	
	Digital output driver supply voltage (DRVDD)			
1.4	Recommended operating conditions. Analog supply voltage (AVDD)		17V to 19V	
	Thermal resistance, junction to case (000)			
	Thermal resistance, junction-to-case (θJC)			
	Junction temperature (TJ)			
	Power dissipation (PD) Lead temperature (soldering 10 seconds)			
	Storage temperature range			
	Output enable (OEB) to AGND		0.3 V to +3.9 V	
	Serial port interface chip select (CSB) to AGND Serial port interface clock (SCLK) / data format selection pir			
	Power down function selection (PDWN) to AGND			
	Serial data input/output (SDIO) / duty cycle stabilizer (DCS)	to DGND	0.3 V to DRVDD +	- 0.3 V
	Negative differential reference (REFB) to AGND			
	Positive differential reference (REFT) to AGND			
	Reference mode selection (SENSE) to AGND			
	Voltage reference (VREF) to AGND			
	Negative analog input (-VIN) to AGND			
	Positive analog input (+VIN) to AGND).2 V
	Positive clock input (+CLK) to AGND Negative clock input (-CLK) to AGND			
	Out of range indicator (OR) to DGND			- 0.3 V
	Digital clock output (DCO) to DGND		0.3 V to DRV _{DD} +	- 0.3 V
	Digital outputs (D0 through D13) to DGND		0.3 V to DRVDD +	- 0.3 V
	AVDD to DRVDD		3.9 V to +2.0 V	
	AGND to DGND		0.3 V to +0.3 V	
	Digital output driver supply (DRVDD) to digital ground (DGN	=,		

COLUMBUS, OHIO 432 DSCC FORM 2234 APR 97

DLA LAND AND MARITIME	REVISION LEVEL
OLUMBUS, OHIO 43218-3990	

SHEET

3

1.5 Nominal operating performance characteristics. 4/

Analog input capacitance Clock input voltage range Clock differential input voltage	AVDD - 0.3 V to AVDD + 1.6 V
Clock input common mode range Temperature drift: offset error Temperature drift: gain error	. ±15 ppm/°C . ±95 ppm/°C
Input referred noise (VREF = 1.0 V) Differential clock input capacitance Logic input capacitance (CSB, SCLK/DFS, OEB, PDWN) Logic input capacitance (SDIO/DCS) Pipeline delay (latency)	.4pF <u>5</u> / .2pF <u>5</u> / .5pF <u>5</u> /
Aperture delay (TA)	. 0.8 ns
Aperture uncertainty (jitter, TJ) Wake-up time Out of range recovery time	350 µs

1.6 Radiation features.

Maximum total dose available (dose rate = 50 - 300 rad(Si)/s) 100 k	rad(Si) <u>6</u>	<u>i/</u>
---	------------------	-----------

<u>4</u>/ Unless otherwise specified, AVDD = 1.8 V; DRVDD = 2.5 V, fs = 125 MSPS, 1.5 VPP differential input, 0.75 V internal reference; AIN = -1.0 dBFS, DCS enabled. See manufacturer's datasheet for details on Ain options, reference and timing modes and diagrams, and other product application details.

5/ Input capacitance refers to the effective capacitance between pin and AGND.

<u>6</u>/ These parts may be dose rate sensitive in a space environment and may demonstrate enhanced low dose rate sensitivity (ELDRs) effects. Radiation end point limits for the noted parameters are guaranteed only for the conditions specified in MIL-STD-883, method 1019, condition A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 4
DSCC FORM 2234			

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC Solid State Technology Association

JEDEC JEP 163 - Selection of Burn-In/Life Test Conditions and Critical Parameters for QML Microcircuits.

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at <u>http://www.jedec.org</u>)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Block diagram</u>. The block diagram shall be as specified on figure 3.

3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 5
DSCC FORM 2234			

	TA	BLE I. <u>Electrical pe</u>	erformance cha	<u>iracteristics</u> .				
Test	Symbol	Conditions $\frac{1}{2}$ -55°C \leq TA \leq		Group A subgroups	Device type	Limits		Unit
		unless otherwise specified				Min	Max	
Logic inputs. (SCLK/DFS, OEB	, PDWN)	1			<u> </u>		1	
High logic input voltage <u>5</u> /	Vін	AVDD = 1.8 V, DF	RVDD = 1.8 V,	1,2,3	01	1.1		V
		AVDD = 1.8 V, DF	RVDD = 2.5 V,					
		AVDD = 1.8 V, DF	RVDD = 3.3 V					
		1	M.D,P,L,R	1		1.1		
Low logic input voltage <u>5</u> /	VIL	AVDD = 1.8 V, DF	RVDD = 1.8 V,	1,2,3	01		0.7	V
		AVDD = 1.8 V, DF	RVDD = 2.5 V,					
		AV _{DD} = 1.8 V, DF	RVDD = 3.3 V					
		r	M.D,P,L,R	1			0.7	
High logic input current <u>5</u> /	Ін	AVDD = 1.9 V, DF	RVDD = 3.3 V	1,2,3	01	40	140	μA
		1	M.D,P,L,R	1		40	140	
Low logic input current <u>5</u> /	١L	AV _{DD} = 1.9 V, DF	RVDD = 3.3 V	1,2,3	01	-10	10	μA
		n	M.D,P,L,R	1		-10	10	
Logic inputs. (CSB)					ý – – – T			
High logic input voltage <u>5</u> /	Vін	AV _{DD} = 1.8 V, DF	RVDD = 1.8 V,	1,2,3	01	1.1		V
		AVDD = 1.8 V, DF	RVDD = 2.5 V,					
		AVDD = 1.8 V, DF	RVDD = 3.3 V					
		1	M.D,P,L,R	1		1.1		
Low logic input voltage <u>5</u> /	VIL	AVDD = 1.8 V, DF	RVDD = 1.8 V,	1,2,3	01		0.7	V
		AV _{DD} = 1.8 V, DF	RVDD = 2.5 V,					
		AVDD = 1.8 V, DF	RVDD = 3.3 V					
		1	M.D,P,L,R	1			0.7	
High logic input current 5/	Іін	AVDD = 1.9 V, DF	RVDD = 3.3 V	1,2,3	01	1	100	μA
		1	M.D,P,L,R	1		1	100	
Low logic input current <u>5</u> /	lı∟	AVDD = 1.9 V, DF	RVDD = 3.3 V	1,2,3	01	-140	-40	μA
		1	M.D,P,L,R	1		-140	-40	
See footnotes at end of table.								
	JIT DRAW		SIZE A					-14227
	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990				SION LEVE	L	SHEET	6

DSCC FORM 2234 APR 97

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol		Conditions <u>1/ 2/ 3/ 4</u> / -55°C ≤ TA ≤ +125°C		Device type	Lir	mits	Unit	
		unless otherv	wise specified		1	Min	Max	<u> </u>	
Logic inputs. (SDIO/DCS)				<u>.</u>			<u> </u>		
High logic input voltage 5/	Vін	AVDD = 1.8 V, [DRVDD = 1.8 V,	1,2,3	01	1.1	1	V	
	!	AVDD = 1.8 V, [DRVDD = 2.5 V,	1					
		AVDD = 1.8 V, [DRVDD = 3.3 V				1		
			M.D,P,L,R	1		1.1	Í		
Low logic input voltage 5/	VIL	AVDD = 1.8 V, [DRVDD = 1.8 V,	1,2,3	01	 	0.7	V	
	'	AVDD = 1.8 V, [DRVDD = 2.5 V,	1			1		
		AV _{DD} = 1.8 V, [DRV _{DD} = 3.3 V			 			
	!		M.D,P,L,R	1			0.7	1	
High logic input current 5/	Іін	AVDD = 1.9 V, [DRVDD = 3.3 V	1,2,3	01	-12	10	μA	
			M.D,P,L,R	1	[-12	10]]	
Low logic input current 5/	lı∟	AV _{DD} = 1.9 V, [DRV _{DD} = 3.3 V	1,2,3	01	-12	10	μA	
			M.D,P,L,R	1		-12	10		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 7
DSCC FORM 2234		·	

Test	Symbol	-55°C ≤ T₄	s <u>1/ 2/ 3/ 4/</u> ₄ ≤ +125°C	Group A subgroups	Device type	Lin	nits	Uni
		unless other	wise specified			Min	Max	
Digital outputs, DCO, OR, SDIO				100	04	0.0		
High logic output voltage <u>6</u> /	Vон	AVDD = 1.8 V, I		1,2,3	01	3.2		V
digital outputs, DCO, OR		ІОН = 50 μА	M.D,P,L,R	1	-	3.2		_
		AVDD = 1.8 V, I		1,2,3	-	3.1		_
		IOH = 1.0 mA	M.D,P,L,R	1		3.1		
High logic output voltage <u>6</u> /	Vон	AV _{DD} = 1.8 V, I	DRV _{DD} = 3.3 V	1,2,3	01	3.1		V
SDIO		ЮН = 50 μА	M.D,P,L,R	1	-	3.1		_
		AVDD = 1.8 V, I	DRVDD = 3.3 V	1,2,3	-	3.05		_
		IOH = 1.0 mA	M.D,P,L,R	1		3.05		
High logic output voltage	Vон	AVDD = 1.8 V, I	DRVDD = 2.5 V	1,2,3	01	2.4		V
digital outputs, DCO, OR, SDIO		ІОН = 50 μА	M.D,P,L,R	1	4 -	2.4		_
		AV _{DD} = 1.8 V, I	DRV _{DD} = 2.5 V	1,2,3		2.3		
		IOH = 1.0 mA	M.D,P,L,R	1		2.3		
		AVDD = 1.8 V, I	DRVDD = 1.8 V	1,2,3		1.7		
		ЮН = 50 μА	M.D,P,L,R	1		1.7		
		AV _{DD} = 1.8 V, I	DRV _{DD} = 1.8 V	1,2,3		1.6		
		IOH = 1.0 mA	M.D,P,L,R	1		1.6		
Low logic output voltage	Vol	DRV _{DD} = 1.8 V	, 2.5 V, 3.3 V,	1,2,3	01		0.05	V
digital outputs, DCO, OR. SDIO		ІОН = 50 μА	M.D,P,L,R	1			0.05	
		DRVDD = 1.8 V	, 2.5 V, 3.3 V,	1,2,3			0.2	
		IOH = 0.5 mA	M.D,P,L,R	1			0.2	
Digital outputs, DCO, OR					I			
Low logic input current	١L	AVDD = 1.9 V, I	DRVDD = 3.3 V,	1,2,3	01	-10	10	μA
		OEB disabled	M.D,P,L,R	1	[-10	10	
High logic input current	Іін	AV _{DD} = 1.9 V, I	DRV _{DD} = 3.3 V,	1,2,3	01	-10	10	μA
		OEB disabled	M.D,P,L,R	1		-10	10	

SIZE

Α

REVISION LEVEL

5962-14227

8

SHEET

TABLE I.	Electrical performance characteristics - Continued.
----------	---

DSCC FORM 2234 APR 97 STANDARD

MICROCIRCUIT DRAWING DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

	Symbol	Conditions <u>1</u> / <u>2</u> / -55°C ≤ TA ≤ +1		Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise s				Min	Max	
Accuracy.								
Resolution	RES			4,5,6	01	14		Bits
Integral nonlinearity negative	INLN	fin = 2.4 MHz, AVDD = 1.8 V, DRVDD AVDD = 1.7 V, DRVDD		4	01	-6		LSB
		AV _{DD} = 1.7 V, DRV _{DD} AV _{DD} = 1.9 V, DRV _{DD} AV _{DD} = 1.9 V, DRV _{DD}	o = 1.8 V,	5,6		-8		
		M.	.D,P,L,R	4		-6		
Integral nonlinearity positive	INLP	fin = 2.4 MHz, AVDD = 1.8 V, DRVDD AVDD = 1.7 V, DRVDD		4	01		6	LSB
		AVDD = 1.7 V, DRVDD $AVDD = 1.9 V, DRVDD$ $AVDD = 1.9 V, DRVDD$ $AVDD = 1.9 V, DRVDD$	o = 3.3 V, o = 1.8 V,	5,6			8	
			.D,P,L,R	4	-		6	
Differential nonlinearity negative	DNLN	fin = 2.4 MHz, AVDD = 1.8 V, DRVDD AVDD = 1.7 V, DRVDD AVDD = 1.7 V, DRVDD AVDD = 1.9 V, DRVDD AVDD = 1.9 V, DRVDD	0 = 2.5 V, 0 = 1.8 V, 0 = 3.3 V, 0 = 1.8 V,	4,5,6	01	-0.8		LSB
		M.	.D,P,L,R	4		-0.8		
Differential nonlinearity positive	DNLP	fin = 2.4 MHz, AVDD = 1.8 V, DRVDD AVDD = 1.7 V, DRVDD		4,6	01		1.8	LSB
		AVDD = 1.7 V, DRVDD AVDD = 1.9 V, DRVDD AVDD = 1.9 V, DRVDD	o = 1.8 V,	5			2.2	
		M.	.D,P,L,R	4	1 1		1.8	

	TAI	BLE I. Electrical performance	characteristics	<u>s</u> - Conti	nued.			_
Test	Symbol	Conditions <u>1/ 2/ 3/ 4/</u> -55°C ≤ TA ≤ +125°C	Group subgro		Device type	Lin	nits	Unit
		unless otherwise specifie	ed			Min	Max	
Accuracy - continued		1						1
Offset error	OE	fin = 2.4 MHz, AVDD = 1.8 V, DRVDD = 1.8 AVDD = 1.8 V, DRVDD = 2.5 AVDD = 1.8 V, DRVDD = 3.3 AVDD = 1.7 V, DRVDD = 1.8 AVDD = 1.7 V, DRVDD = 2.5 AVDD = 1.7 V, DRVDD = 3.3 AVDD = 1.9 V, DRVDD = 1.8 AVDD = 1.9 V, DRVDD = 2.5 AVDD = 1.9 V, DRVDD = 3.3	5 V, 5 V, 5 V, 5 V, 5 V, 5 V, 5 V, 5 V,	6	01	-2.5	2.5	%FSR
		M.D,P,I	L,R 4			-2.5	2.5	_
Gain error	GE	fin = 2.4 MHz, AVDD = 1.8 V, DRVDD = 1.8 AVDD = 1.8 V, DRVDD = 2.5 AVDD = 1.8 V, DRVDD = 3.3 AVDD = 1.7 V, DRVDD = 1.8 AVDD = 1.7 V, DRVDD = 2.5 AVDD = 1.7 V, DRVDD = 3.3 AVDD = 1.9 V, DRVDD = 1.8 AVDD = 1.9 V, DRVDD = 2.5 AVDD = 1.9 V, DRVDD = 3.3 MDD = 1.9 V, DRVDD = 3.3	V, V,	6	01	-5	5	%FSR
Angles insut		IVI.D,F,I	L,R 4			-5	5	
Analog input. VREF voltage error	Verror	VREF = 1.0 V, AVDD = 1.8 V, DRVDD = 2.5 AVDD = 1.7 V, DRVDD = 1.8 AVDD = 1.9 V, DRVDD = 3.3 M.D,P,I	V, V	3	01	-35 -35	+35 +35	mV
VREF load regulation, 1.0 mA	LDreg	VREF = 1.0V, I_Vreg = 1.0 mA AVDD = 1.8 V, DRVDD = 2.5 AVDD = 1.7 V, DRVDD = 1.8 AVDD = 1.7 V, DRVDD = 3.3	, 1,2,3 5 V, 5 V, 5 V	3	01	-13	+13	mV
See footnotes at end o	l f table.	M.D,P,I	L,R 1	I		-13	+13	
MICRO DLA L	STANDARE CIRCUIT DE AND AND MAI BUS, OHIO 43	RAWING	SIZE A	REVI	SION LEV	EL	5962	-14227

Test	Symbol	Conditions <u>1</u> -55°C \leq TA \leq		Group A subgroups	Device type	Lin	nits	Unit
		unless otherwis	e specified			Min	Max	
Power interface.		1						
Core supply current,	I_AVDD	DC,		1,2	01	100	200	mA
nominal condition		AVDD = 1.8 V, DRV	DD = 2.5 V	3		100	250	_
			M,D,P,L,R	1		100	200	_
		fin = 2.4 MHz,		1,2,3		150	350	
		AVDD = 1.8 V, DRV	dd = 2.5 V,					
			M,D,P,L,R	1		150	350	_
		fin = 2.4 MHz, OEof	ff, <u>7</u> /	1,2,3		100	300	
		AVDD = 1.8 V, DRV	DD = 2.5 V					_
			M,D,P,L,R	1		100	300	
		Power down, <u>7</u> /		1,2,3			5	
		AV _{DD} = 1.8 V, DRV			-			_
			M,D,P,L,R	1	-	10	5	_
		fin = 2.4 MHz, Powe	-	1,2,3		10	100	
		AVDD = 1.8 V, DRV		1	-	10	100	_
IO supply current,			M,D,P,L,R	1	01	10	100 5	mA
	I_DRVDD	DC, AVDD = 1.8 V,					-	
nominal condition		DRV _{DD} = 2.5 V	M,D,P,L,R	1	-		5	_
		AVDD = 1.8 V, DRVDD = 2.5 V,		1,2,3	-		175	-
		fin = 2.4 MHz	M,D,P,L,R	1			175	
		fiN = 2.4 MHz, <u>6</u> / <u>8</u> / 5 pF load per data pin,		1,2,3			20	
		AV _{DD} = 1.8 V, DRV	DD = 2.5 V		-			_
		fin = 2.4 MHz, OEo	_	1,2,3			5	
		AVDD = 1.8 V, DRV			-			_
			M,D,P,L,R	1			5	

	TAE	LE I. Electrical perform	mance characte	<u>eristics</u> - Con	tinued.			
Test	Symbol	Conditions $1/$ -55°C \leq TA \leq		Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise	e specified		-	Min	Max	
Power interface - continu	ued.	1		1	<u> </u>		1	-
IO supply current,	I_DRVDD	Power down, 7/		1,2,3	01		5	mA
nominal condition		AVDD = 1.8 V, DRVD						
			M,D,P,L,R	1	-		5	
		fIN = 2.4 MHz, Power	-	1,2,3			5	
		AVDD = 1.8 V, DRVD		4	-		-	
Power,	power		M,D,P,L,R	1	01		5 425	mW
	power	DC, AVDD = 1.8 V,						11100
nominal condition		DRV _{DD} = 2.5 V	M,D,P,L,R	1			425	_
		fin = 2.4 MHz,		1,2,3			910	
		AVDD = 1.8 V, DRVD	D = 2.5 V,					
			M,D,P,L,R	1	4		910	_
		fIN = 2.4 MHz, 5 pF load per data pi AVDD = 1.8 V, DRVD		1,2,3			680	
				1,2,3	-		560	1
		fin = 2.4 MHz, OEoff AVDD = 1.8 V, DRVD		1,2,0				
			M,D,P,L,R	1	-		560	1
		Power down, <u>7</u> /	,_,.,_,	1,2,3			25	
		AVDD = 1.8 V, DRVDD = 2.5 V						
			M,D,P,L,R	1			25	
		Power standby, <u>7</u> /		1,2,3			200	
		AV _{DD} = 1.8 V, DRV _D	D = 2.5 V					
		fin = 2.4 MHz	M,D,P,L,R	1			200	
See footnotes at end o	of table.							
MICRO	STANDARD CIRCUIT DR	AWING	SIZ A					14227
	AND AND MAF BUS, OHIO 432			REV	ISION LEVEL	-	SHEET	12

Test	Symbol	Conditions $-55^{\circ}C \le T_{A}$	≤ +125°C		Group A subgroups	Device type	Lin	nits	Unit
		unless otherwi	ise specifie	ed			Min	Max	
Power interface - continu	ed.								
Core supply current,	I_AVDD	DC, AVDD = 1.7 V,	,	-	1,2	01	100	200	mA
minimal condition		DRVDD = 1.8 V			3	-	100	250	_
			M,D,P,L	.,R	1	-	100	200	_
		fin = 2.4 MHz, AVE			1,2,3	4 -	150	350	_
		DRVDD = 1.8 V	M,D,P,L	.,R	1	-	150	350	-
		OEoff, <u>7</u> /			1,2,3		100	300	
		AVDD = 1.7 V, DRV				-			_
		fin = 2.4 MHz	M,D,P,L	.,R	1		100	300	-
		Power down, AVD			1,2,3			5	
		DRVDD = 1.8 V	M,D,P,L	.,R	1			5	
		Power standby, 7			1,2,3		10	100	
		AV _{DD} = 1.7 V, DRV				-			-
	fin = 2.4 MHz	M,D,P,L	.,R	1		10	100		
Supply current, I_DRVDD	DC, AV _{DD} = 1.7 V	,		1,2,3	01		5	mA	
minimal condition	DRVDD = 1.8 V	M,D,P,L	.,R	1			5		
		fin = 2.4 MHz, AVDD = 1.7 V,		,	1,2,3			175	
		DRVDD = 1.8 V M,D,P		.,R	1			175	
		fIN = 2.4 MHz,, no load, <u>6</u> / <u>8</u> /		/ 8/	1,2,3			15	
		$AV_{DD} = 1.7 \text{ V}, DRV_{DD} = 1.8 \text{ V}$							
		OEoff, fin = 2.4 MHz, <u>7</u> /			1,2,3			5	
		AVDD = 1.7 V, DRV	V _{DD} = 1.8	V					
			M,D,P,L	.,R	1	-		5	
		Power down, AVD	<u>= 1.7 V,</u>	<u>7</u> /	1,2,3			5	
		DRVDD = 1.8 V	M,D,P,L	.,R	1			5	
		fin = 2.4 MHz, AV	D = 1.7 V	, <u>7</u> /	1,2,3	[5	
		DRVDD = 1.8 V	M,D,P,L	.,R	1			5]
See footnotes at end o	f table.	<u>.</u>				. <u> </u>			,
	STANDARD			SIZE					
MICRO	CIRCUIT DR	AWING		Α	REV	SION LEVEL		5962- SHEET	·14227

Test	Symbol	Conditions $1/2/$ -55°C \leq TA \leq +12		Group A subgroups	Device type	Limits		Unit
		unless otherwise sp	becified			Min	Max	
Power interface - continu	ed.				1		<u> </u>	1
Power, minimal condition	Power	DC,		1,2,3	01		425	mW
		$AV_{DD} = 1.7 V, DRV_{DD} =$			-		405	-
		· · ·	D,P,L,R	1,2,3			425 800	-
		fin = 2.4 MHz,		1,2,5			800	
		AVDD = 1.7 V, DRVDD =			-			
		· · ·	D,P,L,R	1	-		800	-
		f _{IN} = 2.4 MHz, <u>6/ 8</u>	/	1,2,3			622	
		no load, $AVDD = 1.7 V$,						
		DRVDD = 1.8 V						
		OEoff, <u>7</u> /		1,2,3			560	1
		AVDD = 1.7 V, DRVDD =	= 1.8 V,					
		fIN = 2.4 MHz	D,P,L,R	1		_	560	
		Power down, <u>7</u> /		1,2,3			25	
	AVDD = 1.7 V, DRVDD =	= 1.8 V						
	M,I	D,P,L,R	1			25	_	
		Power standby, <u>7</u> /		1,2,3			200	
		AVDD = 1.7 V, DRVDD =			-			
		fin = 2.4 MHz M,	D,P,L,R	1			200	
See footnotes at end of	table.		D,P,L,R	1			200]
	STANDARD		SIZ					
MICRO	STANDARD SIRCUIT DR	AWING	SIZ A	\	SION LEVEL		5962 -	-14227

	TAE	BLE I. Electrical perfo	ormance charac	teristics - Cont	inued.			
Test	Symbol	Conditions $-55^{\circ}C \le TA$	≤ +125°C	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwis	se specified			Min	Max	
Power interface - continu	ed.							
Core supply current, maximum condition	I_AVDD		(0.0.) (1,2	01	100	200	mA
maximum condition		AV _{DD} = 1.9 V, DRV		3	-	100	250	_
			M,D,P,L,R	1	-	100 150	200 350	-
		fin = 2.4 MHz,		1,2,3		150	350	
		AV _{DD} = 1.9 V, DRV			-			-
			M,D,P,L,R	1	-	150	350	-
		OEoff, <u>7</u> /	(1,2,3		100	300	
		AV _{DD} = 1.9 V, DRV			-	100		-
		fin = 2.4 MHz	M,D,P,L,R	1	4	100	300	-
		Power down, <u>7</u> / AV _{DD} = 1.9 V, DRV _{DD} = 3.3 V,		1,2,3			5	
			M,D,P,L,R	1	-		5	-
		Power standby, <u>7</u> /	•	1,2,3		10	100	-
		$AV_{DD} = 1.9 V, DRV$.,_,~				
		fin = 2.4 MHz	M,D,P,L,R	1		10	100	
IO supply current,	I_DRVDD	DC,	1	1,2,3	01		5	mA
maximum condition	maximum condition	AVDD = 1.9 V, DRVDD = 3.3 V			_			_
			M,D,P,L,R	1	-		5	_
		fin = 2.4 MHz, AVDD = 1.9 V, DRVDD = 3.3 V,		1,2,3			175	_
			M,D,P,L,R	1	_		175	
		fin = 2.4 MHz, <u>6</u> /	<u>8</u> /	1,2,3			25	
		AVDD = 1.9 V, DRVDD = 3.3 V,						
		fin = 2.4 MHz, OEo	off, 7/	1,2,3	1		5	1
		AVDD = 1.9 V, DRV						
			M,D,P,L,R	1			5	-
See footnotes at end of	ftable							·
	STANDARD	•	SIZ	ZE				
MICRO	CIRCUIT DR	AWING	A					-14227
	BUS, OHIO 432			REV	ISION LEVEI	L	SHEET	15
DSCC FORM 2234 APR 97			l	I				

01	42	5
-	42	5
-	42	5
01	42	5
01	42	5
01	42	5
01	42	
01	42	
01		25 mW
-	42	
-	42	
-	425	
-	9	75
	9	50
-	10	00
-	97	75
	74	18
F	50	60
-	50	20
-		
	2	5
-		5
-		
	20	
F	20	00

Test	Symbol	Conditions <u>1/2/</u> -55°C ≤ TA ≤ +12		Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise sp	ecified			Min	Max	
Dynamic performance.		1			<u>г г</u>			
Signal to noise ratio	SNR	fIN = 2.4 MHz,		4	01	66		dBc
		AVDD = 1.8 V, DRVDD =	= 2.5 V,	5		57		
		AV _{DD} = 1.7 V, DRV _{DD} =	= 1.8 V,					
		AVDD = 1.7 V, DRVDD =	= 3.3 V,	6		66.5		
		AVDD = 1.9 V, DRVDD =	= 1.8 V,					
		AVDD = 1.9 V, DRVDD =	= 3.3 V					_
		M.D,F	P,L,R	4		66		-
		fin = 2.4 MHz, <u>6</u> / <u>9</u> /		4		68.4		_
		AVDD = 1.8 V, DRVDD = 2.5 V, AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.9 V, DRVDD = 3.3 V		5		67		
				6		69.3		
		fin = 70 MHz,		4		65		
	AVDD = 1.7 V, DRVDD =	= 1.8 V,	5		57			
		AV _{DD} = 1.9 V, DRV _{DD} =		6		65		-
		M.D,P,L,R		4	-	65		
		fin = 70 MHz, <u>6/ 9</u> /	, ,	4		67.5		
		AV _{DD} = 1.8 V, DRV _{DD} =	= 2.5 V,	5		66.6		
		AV _{DD} = 1.7 V, DRV _{DD} =		6		67.5		
		AVDD = 1.9 V, DRVDD =	= 3.3 V					
		fin = 100 MHz <u>6</u> /		4		65		
		AV _{DD} = 1.8 V, DRV _{DD} =	= 2.5 V.	5	-	63.5		
		$AV_{DD} = 1.7 \text{ V}, DRV_{DD} = 1.7 \text{ V}$						
		AVDD = 1.9 V, DRVDD =		6		62.5		1
		fin = 170 MHz <u>6</u> /		4		62.5		
			- 2 5 1/	5		63.9		
		AVDD = 1.8 V, DRVDD = AVDD = 1.7 V, DRVDD =		Ŭ		20.0		
		AVDD = 1.9 V, DRVDD =		6		65.3		-
See footnotes at end of ta	able.	- 1.9 V, DKVDD -	- 3.3 V		<u> </u>			<u> </u>
	ANDARD	WING	SIZE A				5962	2-1422

17

 TABLE I.
 Electrical performance characteristics
 - Continued.

COLUMBUS, OHIO 43218-3990 DSCC FORM 2234 APR 97

	-										
Test	Symbol	Conditions <u>1/ 2/</u> -55°C ≤ TA ≤ +12		Group A subgroups	Device type	Lin	nits	Unit			
		unless otherwise sp	pecified			Min	Max				
Dynamic performance – continu	ed.										
Signal to noise and distortion	SINAD	fin = 2.4 MHz,		4	01	65.5		dBc			
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5		56					
		AVDD = 1.7 V, DRVDD	כ = 1.8 V,								
		AVDD = 1.7 V, DRVDD	o = 3.3 V,	6		64					
		AVDD = 1.9 V, DRVDD	o = 1.8 V,	I							
		AVDD = 1.9 V, DRVDD	o = 3.3 V								
		M.D	D,P,L,R	4		65.5					
		fin = 2.4 MHz, <u>6/ 9</u> /		4		67.9					
		AVDD = 1.8 V, DRVDD	c = 2.5 V,	5		65.5					
		AVDD = 1.7 V, DRVDD AVDD = 1.7 V, DRVDD		6		69.2					
		fin = 70 MHz		4	1	64					
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	5] [56					
		AVDD = 1.9 V, DRVDD	ľ	6] [64]			
		M.D),P,L,R	4		64					
	fi				fin = 70 MHz, <u>6</u> / <u>9</u>	<u>.</u>	4	[66.4		
		AVDD = 1.8 V, DRVDD	c = 2.5 V,	5	1	65.2		-			
		AV _{DD} = 1.7 V, DRV _{DD}	כ = 1.8 V,								
		AVDD = 1.7 V, DRVDD	⊃ = 3.3 V	6		66.7					
		fin = 100 MHz <u>6</u> /		4		64.5					
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5, 6		63					
		AVDD = 1.7 V, DRVDD	c = 1.8 V,	I							
		AVDD = 1.7 V, DRVDD	o = 3.3 V								
		fin = 170 MHz <u>6</u> /		4		62					
		AV _{DD} = 1.8 V, DRV _{DD}		5] [62.7					
		AVDD = 1.7 V, DRVDD AVDD = 1.7 V, DRVDD		6	1	64.8		-			
See footnotes at end of table.	L	, <u> </u>			l						
STANI MICROCIRCU		/ING	SIZE A				5962	-14227			
DLA LAND AN COLUMBUS, OF	ID MARITIN	ИE		REVI	SION LEVE	:L	SHEET	18			

DSCC FORM 2234 APR 97

Test	Symbol	Conditions $1/2/3/4/$ -55°C \leq T _A \leq +125°C unless otherwise specified	Group A subgroups	Device type			Uni					
Dynamic performance – continued	4				Min	Max						
Effective number of bits	ENOB	fin = 2.4 MHz	4	01	10.4		Bits					
		AVDD = 1.8 V, DRVDD = 2.5 V,	5		9							
		AV _{DD} = 1.7 V, DRV _{DD} = 1.8 V,										
		AVDD = 1.7 V, DRVDD = 3.3 V,	6		10.3							
		AVDD = 1.9 V, DRVDD = 1.8 V,										
		AVDD = 1.9 V, DRVDD = 3.3 V										
		M.D,P,L,R	4		10.4		-					
		fin = 2.4 MHz, <u>6</u> / <u>9</u> /	4		11							
		AVDD = 1.8 V, DRVDD = 2.5 V,	5] [10.5							
		AVDD = 1.7 V, DRVDD = 1.8 V,	6		11.1		-					
		AV _{DD} = 1.9 V, DRV _{DD} = 3.3 V	, ř									
		fin = 70 MHz	4		10							
		AVDD = 1.7 V, DRVDD = 1.8 V,	5		9		4					
								AV _{DD} = 1.9 V, DRV _{DD} = 1.8 V	6		10	
		M.D,P,L,R	4		10		_					
		fin = 70 MHz <u>6</u> / <u>9</u> /	4		10.6							
		AV _{DD} = 1.8 V, DRV _{DD} = 2.5 V,	5		10.4							
		AV _{DD} = 1.7 V, DRV _{DD} = 1.8 V,	6		10.6							
		AVDD = 1.9 V, DRVDD = 3.3 V					4					
		fin = 100 MHz <u>6</u> /	4		10.4		4					
		AVDD = 1.8 V, DRVDD = 2.5 V,	5		10.1							
		AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.9 V, DRVDD = 3.3 V	6		10.2		1					
			4		10		-					
		fin = 170 MHz <u>6</u> / AVDD = 1.8 V, DRVDD = 2.5 V,					-					
		AVDD = 1.7 V, DRVDD = 1.8 V,	5		10.1							
		AV _{DD} = 1.9 V, DRV _{DD} = 3.3 V	6		10.4		1					

TABLE I. Electrical performance characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-14227
	REVISION LEVEL	SHEET 19

DSCC FORM 2234 APR 97 Downloaded from Arrow.com.

		I. Electrical performance		<u>13003</u> - 0010				
Test	Symbol	Conditions $1/2/$ -55°C \leq TA \leq +1 unless otherwise s	25°C	Group A subgroups	Device type	Lin	nits Max	Unit
Dynamic performance – continue	ed.				1	iviii i	Max	1
Second harmonic distortion	HD2	fin = 2.4 MHz,		4	01		-72	dBc
		AVDD = 1.8 V, DRVD	→ - 2 5 V	5			-59	-
		AVDD = 1.8 V, DRVDL AVDD = 1.7 V, DRVDL		_				
		AVDD = 1.7 V, DRVD		6			-70	-
		AVDD = 1.9 V, DRVDD						
		AVDD = 1.9 V, DRVDD						
),P,L,R	4			-72	
		fin = 2.4 MHz, <u>6/ 9</u> /		4			-76.7	
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5			-70.7	-
		AV _{DD} = 1.7 V, DRV _{DD}	c = 1.8 V,				04 5	-
		AV _{DD} = 1.9 V, DRV _{DD}		6	_		-81.5	-
		fin = 70 MHz,		4			-65	-
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	5			-59	
		AVDD = 1.9 V, DRVDD	o = 1.8 V	6			-65	
		fin = 70 MHz, <u>6/ 9</u> / AVDD = 1.8 V, DRVDD AV _{DD} = 1.7 V, DRV _{DD}),P,L,R	4			-65	_
			<u>9</u> /	4			-74	_
			o = 2.5 V,	5			-69.8	
			D = 3.3 V 6	6			-75	
		AVDD = 1.9 V, DRVDD						
		fin = 100 MHz <u>6</u> /		4			-75	_
		AVDD = 1.8 V, DRVDD		5			-67.8	
		AVDD = 1.7 V, DRVDD		6			-75	
		$AV_{DD} = 1.9 V, DRV_{DD}$	- J.J V	4			-70	
		fin = 170 MHz <u>6</u> / AVDD = 1.8 V, DRVDI	ב = 2.5 V				-	-
		AVDD = 1.3 V, DRVDL AVDD = 1.7 V, DRVDL		5			-67.7	
		AV _{DD} = 1.9 V, DRV _{DE}		6			-71.6	
See footnotes at end of table.					I			
STAND MICROCIRCUI	T DRAW		SIZE A				5962	-14227
DLA LAND AN COLUMBUS, OH				REVI	SION LEVE	L	SHEET	20

		I. <u>Electrical performanc</u>						
Test	Symbol	Conditions $1/2/$ -55°C \leq TA \leq +12	25°C	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise s	pecified			Min	Max	
Dynamic performance – continue	ed.	1			1			
Third harmonic distortion	HD3	fIN = 2.4 MHz,		4	01		-72	dBc
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5			-59	
		AVDD = 1.7 V, DRVDD	o = 1.8 V,					_
		AVDD = 1.7 V, DRVDD	o = 3.3 V,	6			-70	
		AVDD = 1.9 V, DRVDD	o = 1.8 V,					
		AVDD = 1.9 V, DRVDD						_
		M.D),P,L,R	4			-72	-
		fin = 2.4 MHz, <u>6/ 9</u> /		4			-78.7	
		AVDD = 1.8 V, DRVDD		5			-81.3	
		$AV_{DD} = 1.7 V, DRV_{DD}$		6	-		-81.7	
		AVDD = 1.9 V, DRVDD = fin = 70 MHz, AVDD = 1.7 V, DRVDD =		4	-		-65	-
				5	-		-59	
				6	-		-65	_
		AVDD = 1.9 V, DRVDD = M.D,F fin = 70 MHz, <u>6</u> / <u>9</u> /		4			-65	_
				4			-73.9	
		AVDD = 1.8 V, DRVDD		5			-75.8	-
		AVDD = 1.7 V, DRVDD		6			-77.1	
		AVDD = 1.9 V, DRVDD	o = 3.3 V	•				
		fin = 100 MHz <u>6</u> /		4			-74	
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5			-77	
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	6	┥┝		70	-
		AVDD = 1.9 V, DRVDD	o = 3.3 V	6			-76	4
		fin = 170 MHz <u>6</u> /		4			-74.3	
		AVDD = 1.8 V, DRVDD		5			-79.6	
		AVDD = 1.7 V, DRVDD		6			-76	
	1	AVDD = 1.9 V, DRVDE) = 3.3 V					<u> </u>
See footnotes at end of table.		AV _{DD} = 1.9 V, DRV _{DE}	o = 3.3 V	0			-70	
STANE			SIZE A				5962	-14227
MICROCIRCU DLA LAND AN COLUMBUS, OH	D MARITIN	ИE		REVIS	SION LEVE	L	SHEET	21

				<u></u>	· · · · ·			- -							
Test	Symbol	Conditions <u>1</u> / <u>2</u> / -55°C ≤ TA ≤ +12	25°C	Group A subgroups	Device type	Lin	nits	Unit							
		unless otherwise s	pecified			Min	Max								
Dynamic performance - contin	ued.	1													
Spurious free dynamic range	SFDR	fIN = 2.4 MHz,		4	01	72		dBc							
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5		59									
		AVDD = 1.7 V, DRVDD	o = 1.8 V,												
		AVDD = 1.7 V, DRVDD	o = 3.3 V,	6		70									
		AVDD = 1.9 V, DRVDD	o = 1.8 V,												
		AVDD = 1.9 V, DRVDD	o = 3.3 V					_							
		M.D),P,L,R	4		72		_							
		fin = 2.4 MHz, <u>6/ 9</u> /		4		75.5									
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5		70.6									
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	6		78.5									
		AVDD = 1.9 V, DRVDD	o = 3.3 V	0		10.0		_							
		fin = 70 MHz,		4		65		_							
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	5		59		_							
		AVDD = 1.9 V, DRVDD	o = 1.8 V	6		65									
		M.D),P,L,R	4		65									
									fin = 70 MHz, <u>6</u> / <u>9</u>	<u>9</u> /	4		71.3		
												AVDD = 1.8 V, DRVDD	o = 2.5 V,	5	
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	6		73.3									
		AVDD = 1.9 V, DRVDD	o = 3.3 V												
		fin = 100 MHz, <u>6</u> /		4		72									
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5		66.8									
		AVDD = 1.7 V, DRVDD	o = 1.8 V,			70.5		_							
		AVDD = 1.9 V, DRVDD	o = 3.3 V	6	-	72.5		_							
		fin = 170 MHz, <u>6</u> /		4		70									
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5] [67.5									
		AVDD = 1.7 V, DRVDD	o = 1.8 V,		-	- 1		_							
		AVDD = 1.9 V, DRVDD	o = 3.3 V	6		71									
See footnotes at end of table.															
MICROCIRC			SIZE A				5962	-14227							
	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990			REVIS	SION LEVE	L	SHEET	22							

22

TABLE I. <u>Electrical performance characteristics</u> - Continued.

DSCC FORM 2234 APR 97

COLUMBUS, OHIO 43218-3990

	1			<u></u> oonu	 			1
Test	Symbol	Conditions <u>1/ 2</u> / -55°C ≤ TA ≤ +12	25°C	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise s	pecified			Min	Max	
Dynamic performance – conti		1			, I	I		
Worst other spur	WoSpur	fIN = 2.4 MHz,		4	01		-75	dBc
		AVDD = 1.8 V, DRVDD	o = 2.5 V,		-			-
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	5			-61	
		AVDD = 1.7 V, DRVDD	o = 3.3 V,		-			_
		AVDD = 1.9 V, DRVDD	o = 1.8 V,	6			-75	
		AVDD = 1.9 V, DRVDD	o = 3.3 V					_
		M.D	D,P,L,R	4	-		-75	-
		fin = 2.4 MHz, <u>6/ 9</u> /		4			-87.9	
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5	-		-84.6	
		AVDD = 1.7 V, DRVDD	o = 1.8 V,		-			-
		AVDD = 1.9 V, DRVDD	o = 3.3 V	6			-85.2	_
		fIN = 70 MHz,		4	-		-70	
		AVDD = 1.7 V, DRVDD	o = 1.8 V,	5			-61	
		AVDD = 1.9 V, DRVDD	o = 1.8 V	6			-70	
),P,L,R	4	-		-70	
		fin = 70 MHz, <u>6</u> / <u>9</u>	<u>)</u> /	4			-86.9	
		AVDD = 1.8 V, DRVDD	o = 2.5 V,	5	-		-83.3	
		AVDD = 1.7 V, DRVDD			-			-
		AV _{DD} = 1.9 V, DRV _{DD}	o = 3.3 V	6			-86.4	
		fin = 100 MHz, <u>6</u> /		4			-86	
		AVDD = 1.8 V, DRVDD		5			-84	1
		AVDD = 1.7 V, DRVDD		6	-		-85	
		AVDD = 1.9 V, DRVDD	0 = 3.3 V	4			-83.4	-
		fin = 170 MHz, <u>6</u> / AVDD = 1.8 V, DRVDD	0 = 25 V	т			00.7	-
		AVDD = 1.0 V, $DRVDD$		5			82.7	
		AVDD = 1.9 V, DRVDD		6			-85	
See footnotes at end of table).							
STA	NDARD		SIZE				E000	14007
	UIT DRAV		A					-14227
COLUMBUS,				REVIS	SION LEVE	L	SHEET	23

TABLE I. <u>E</u>	Electrical pe	erformance	characteristics	- Continued.
-------------------	---------------	------------	-----------------	--------------

DSCC FORM 2234 APR 97

Test	Symbol	Conditions <u>1/ 2/ 3/ 4/</u> -55°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Dynamic performance - col	ntinued.						
Two tone spurious free dynamic range	SFDR2	fIN = 29 MHz at -7 dBFS, fIN = 32 MHz at -7 BFS	4	01	67		dBFS
dynamic range		$AV_{DD} = 1.8 \text{ V}, DRV_{DD} = 2.5 \text{ V},$	5		59		
		AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.9 V, DRVDD = 3.3 V	6		60		
		fIN = 169 MHz at -7 dBFS, fIN = 172 MHz at -7 BFS	4		67		
		AVDD = 1.8 V, DRVDD = 2.5 V,	5		62		1
		AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.9 V, DRVDD = 3.3 V	6		69		

TABLE I. Electrical performance characteristics - Continued.

See footnotes at end of table.

	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 24
DSCC FORM 2234			

			<u> </u>				
Test	Symbol	Conditions <u>1/ 2/ 3/ 4</u> / -55°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Timing characteristics.		See figures 4 and 5.	•			-	
Clock (CLK) period <u>10</u> /	tCLK	AVDD = 1.8 V, DRVDD = 1.8 V, AVDD = 1.8 V, DRVDD = 2.5 V, AVDD = 1.8 V, DRVDD = 2.5 V, AVDD = 1.7 V, DRVDD = 3.3 V, AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.7 V, DRVDD = 2.5 V, AVDD = 1.7 V, DRVDD = 3.3 V, AVDD = 1.9 V, DRVDD = 2.5 V, AVDD = 1.9 V, DRVDD = 3.3 V	9,10,11	01	8		ns
		M,D,P,L,R	9		8		
Clock (CLK) input resistance Clock (CLK) minimum differential VIN	RIN	AVDD = 1.8 V, DRVDD = 1.8 V, AVDD = 1.8 V, DRVDD = 2.5 V, AVDD = 1.8 V, DRVDD = 2.5 V, AVDD = 1.7 V, DRVDD = 3.3 V, AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.7 V, DRVDD = 2.5 V, AVDD = 1.9 V, DRVDD = 3.3 V, AVDD = 1.9 V, DRVDD = 2.5 V, AVDD = 1.9 V, DRVDD = 2.5 V, AVDD = 1.8 V, DRVDD = 1.8 V, AVDD = 1.8 V, DRVDD = 1.8 V, AVDD = 1.8 V, DRVDD = 2.5 V, AVDD = 1.8 V, DRVDD = 3.3 V, AVDD = 1.8 V, DRVDD = 3.3 V, AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.7 V, DRVDD = 2.5 V,	1,2,3 1 9,10,11	01	8 8 0.2	15	kΩ V
		AVDD = 1.7 V, DRVDD = 3.3 V, AVDD = 1.9 V, DRVDD = 1.8 V, AVDD = 1.9 V, DRVDD = 2.5 V, AVDD = 1.9 V, DRVDD = 3.3 V					
		M,D,P,L,R	9		0.2		
See footnotes at end of ta	able.						
S [.]	TANDARD	SIZE				5062	-14227

Α

REVISION LEVEL

5962-14227

25

SHEET

TABLE I. Electrical performance characteristics - Continued.

APR 97 Downloaded from Arrow.com.

DSCC FORM 2234

MICROCIRCUIT DRAWING DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

Test	Symbol		s <u>1/ 2/ 3/ 4</u> / ∖ ≤ +125°C	Group A subgroups	Device type	Lir	nits	Unit
		unless other	vise specified			Min	Max	
Timing characteristics - c	ontinued.	See figures 4 ar	nd 5.		·			-1
Clock (CLK) maximum differential VIN	maxVINdiff	AVDD = 1.8 V, E AVDD = 1.8 V, E AVDD = 1.8 V, E Vin Comm = Vd	DRVDD = 2.5 V, DRVDD = 3.3 V,	9,10,11	01		3.4	V
			M,D,P,L,R	9			3.4	
		AVDD = 1.7 V, E AVDD = 1.7 V, E AVDD = 1.7 V, E Vin Comm = Vd	DRV _{DD} = 2.5 V, DRV _{DD} = 3.3 V	9,10,11			3.2	
			M,D,P,L,R	9			3.2	
		AVDD = 1.9 V, E AVDD = 1.9 V, E AVDD = 1.9 V, E	DRVDD = 2.5 V, DRVDD = 3.3 V	9,10,11			3.6	
		Vin Comm = Vd	a / 2 M,D,P,L,R	9			3.6	-
Clock (CLK) minimum common mode VIN	minVINcomm	AVDD = 1.8 V, E AVDD = 1.8 V, E AVDD = 1.8 V, E AVDD = 1.7 V, E AVDD = 1.7 V, E AVDD = 1.7 V, E AVDD = 1.9 V, E AVDD = 1.9 V, E AVDD = 1.9 V, E VinDiff = 0.2	DRVDD = 1.8 V, DRVDD = 2.5 V, DRVDD = 3.3 V, DRVDD = 1.8 V, DRVDD = 2.5 V, DRVDD = 3.3 V, DRVDD = 3.3 V, DRVDD = 1.8 V, DRVDD = 2.5 V,	9,10,11	01	0.6		V
Clock (CLK) maximum maxVINC	maxVi∖comm	AV _{DD} = 1.8 V, E AV _{DD} = 1.8 V, E AV _{DD} = 1.8 V, E VinDiff = 0.2	DRV _{DD} = 2.5 V,	9,10,11	01		1.6	V
				9,10,11			1.5	-
	AVDD = 1.7 V, DRVDD = 1.8 V, AVDD = 1.7 V, DRVDD = 2.5 V, AVDD = 1.7 V, DRVDD = 3.3 V		0,10,11					
		VinDiff = 0.2	M,D,P,L,R	9			1.5	
See footnotes at end of	table.							

STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

A		5962-14227
	REVISION LEVEL	SHEET 26

Test	Symbol	Conditions <u>1/ 2/ 3/ 4</u> / -55°C ≤ T _A ≤ +125°C		$-55^{\circ}C \le T_{A} \le +125^{\circ}C$ subgroups type		Device type	Limits		Unit
		unless other	wise specified			Min	Max		
Timing characteristics - co	ntinued.	See figures 4 a	nd 5.		1				
Clock (CLK) maximum	maxVINcomm	AVDD = 1.9 V, [DRVDD = 1.8 V,	9,10,11	01		1.7	V	
common mode VIN		AVDD = 1.9 V, [ORVDD = 2.5 V,						
		AVDD = 1.9 V, [ORVDD = 3.3 V						
		VinDiff = 0.2	M,D,P,L,R	9			1.7		
CLK pulse	tPW	DCS enabled 8	<u>}/</u>	9,10,11	01	2.4	5.6	ns	
			M,D,P,L,R	9		2.4	5.6		
		DCS disabled	<u>3/</u>	9,10,11		3.6	4.4	_	
			M,D,P,L,R	9		3.6	4.4		
Data propagation delay	tPD	AVDD = 1.8 V, [ORVDD = 1.8 V,	9,11	01	4.1	7.5	ns	
		AV _{DD} = 1.8 V, [DRV _{DD} = 3.3 V	10		4.1	9		
			M.D,P,L,R	9		4.1	7.5		
Data clock output (DCO)	tDCO	AVDD = 1.8 V, [DRVDD = 1.8 V,	9,11	01	3.6	6.5	ns	
propagation delay		AV _{DD} = 1.8 V, [DRV _{DD} = 3.3 V	10		3.6	8.5		
			M.D,P,L,R	9		3.6	6.5		
Setup time	ts	AV _{DD} = 1.8 V, [DRV _{DD} = 1.8 V,	9,10,11	01	2.0		ns	
		AVDD = 1.8 V, [ORVDD = 3.3 V						
			M.D,P,L,R	9		2.0			
Hold time	tн	AVDD = 1.8 V, [DRVDD = 1.8 V,	9,10,11	01	3.0		ns	
		AVDD = 1.8 V, [ORVDD = 3.3 V						
			M.D,P,L,R	9		3.0			
SCLK period <u>10</u> /	tSCLK	AVDD = 1.8 V, [DRVDD = 1.8 V,	9,10,11	01	40		ns	
		AV _{DD} = 1.8 V, [DRV _{DD} = 3.3 V						
			M.D,P,L,R	9		40			

TABLE I. <u>Electrical performance characteristics</u> - Continued.

See footnotes at end of table.

STANDARD					
MICROCIRCUIT DRAWING					
DLA LAND AND MARITIME					
COLUMBUS, OHIO 43218-3990					

SIZE

Α

Test	Symbol	Conditions <u>1/ 2/ 3/ 4</u> / -55°C ≤ T _A ≤ +125°C		Group A subgroups	Device type	Lir	nits	Unit
		unless other	wise specified			Min	Max	
Timing characteristics - contin	ued.	See figures 4 a	nd 5.					
SCLK pulse width high time	tSCLK_HI	AVDD = 1.8 V, I	DRVDD = 1.8 V,	9,10,11	01	16		ns
		AVDD = 1.8 V, I	DRVDD = 3.3 V					
			M.D,P,L,R	9		16		
SCLK pulse width low time	tSCLK_LO	AVDD = 1.8 V, I	DRVDD = 1.8 V,	9,10,11	01	16		ns
		AVDD = 1.8 V, I	DRVDD = 3.3 V					
			M.D,P,L,R	9		16		
SDIO to SCLK setup time	tSCLK_DS	AV _{DD} = 1.8 V, I	DRV _{DD} = 1.8 V,	9,10,11	01	5		ns
		AVDD = 1.8 V, I	DRVDD = 3.3 V					
			M.D,P,L,R	9		5		
SDIO to SCLK hold time	tSCLK_DH	AVDD = 1.8 V, I	DRVDD = 1.8 V,	9,10,11	01	3		ns
		AV _{DD} = 1.8 V, I	DRV _{DD} = 3.3 V					
			M.D,P,L,R	9		3		
CSB to SCLK setup time	tSCLK_CS	AVDD = 1.8 V, I	DRVDD = 1.8 V,	9,10,11	01	5		ns
		AV _{DD} = 1.8 V, I	DRV _{DD} = 3.3 V					
			M.D,P,L,R	9		5		
CSB to SCLK hold	tSCLK_CH	AV _{DD} = 1.8 V, I	DRV _{DD} = 1.8 V,	9,10,11	01	3		ns
time (tH)		AVDD = 1.8 V, I	ORVDD = 3.3 V					
			M.D,P,L,R	9		3		1

TABLE I. Electrical performance characteristics - Continued.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 28

TABLE I. Electrical performance characteristics - Continued.

- 1/ The device supplied to this drawing has been characterized through all levels M, D, P, L, and R of irradiation. However, this device is only tested at the "R" level. Pre and Post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, TA = +25°C.
- 2/ This device may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effects. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD-883, method 1019, condition A.
- <u>3</u>/ Unless otherwise specified AVDD = 1.8 V; DRVDD = 2.5 V, fs = 125 MSPS, 1.5 VPP differential input, (differential clock required) 0.75 V internal reference, (R1 = 2 k Ω , R2 = 1 k Ω); AIN = -1.0 dBFS, DCS enabled. OEB = PWDN = low (external) where exposed paddle is soldered to ground.
- 4/ See manufacturer's datasheet for more details on Ain options, reference and timing modes and diagrams, and other product application details. Also refer to section 6.7 Application notes.
- 5/ DCS functional tested by applying DCO signal to low pass filter. Filter output voltages determine DCO duty cycle.
- 6/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots. Not tested post radiation.
- $\underline{7}$ OEB = high used for OEB off test.

External control condition used for current limit tests (OE = PWDN = high). Internal control conditions tested functionally as part of digital patterns, modes register setting: PWDN bit = full, internal power down bits = standby. Modes register setting: PWDN bit = standby, internal power down bits = normal power up. They are tested as input conditions and thus are guaranteed as 100% production tested.

- 8/ Parameter Tested without loads on Data output pins. Production testing connects Dout pins to long capacitive traces which increases I_DRVdd. I_DRVdd in normal applications is much smaller.
- 9/ Parameter guaranteed but not production tested at these conditions due to hardware limitations in test environment.
- 10/ Differential clock required, minimum period specifications guaranteed by testing at maximum frequency: tCLK minimum limits guaranteed by SNR tests at 125 MHz (8 ns period = 125 MHz CLK frequency). tSCLK minimum limits guaranteed by tSCLK_Hi, tSCLK_LO, tSCLK_DS, tSCLK_DH, tSCLK_CS, and tSCLK_CH, tests at 25 MHz (40ns period = 25 MHz SCLK frequency).


3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 29
DSCC FORM 2234	·		•



APR 97

Case outline X - continied.

		Dime	ensions		
Symbol	Incl	nes	Millimeters		
	Min	Max	Min	Max	
A	.0850	.1047	2.16	2.66	
A1	.0709	.0866	1.80	2.2	
b	.0079	.0118	0.20	0.30	
с	.0079	.0118	0.20	0.30	
D/E	.5547	.5717	14.09	14.52	
D1/E1	.4349	.4451	11.046	11.306	
D2/E2	.4450	.4501	11.303	11.455	
D3/E3	.2311	.2413	5.87	6.13	
е	.03685	.04315	0.936	1.096	
L	.2650	.2850	6.731	7.239	

NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
 Pin 1 indicated by 0.27 mm (.0106 inch) tab on braze pad.

FIGURE 1. Case outline - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 31
DSCC FORM 2234			

Device type			01		
Case outline			Х		
Terminal number	Terminal symbol	Terminal type	Description		
1	D2	Digital output	Data output bits.		
2	D3	Digital output	Data output bits.		
3	D4	Digital output	Data output bits.		
4	D5	Digital output	Data output bits.		
5	D6	Digital output	Data output bits.		
6	D7	Digital output	Data output bits.		
7	DRGND	Power	Digital output ground.		
8	DRVDD	Power	Digital output driver supply.		
9	D8	Digital output	Data output bits.		
10	D9	Digital output	Data output bits.		
11	D10	Digital output	Data output bits.		
12	D11	Digital output	Data output bits.		
13	D12	Digital output	Data output bits.		
14	D13(MSB)	Digital output	Data output bits.		
15	OR	Digital output	Out of range indicator.		
16	DRGND	Power	Digital output ground.		
17	DRVDD	Power	Digital output driver supply.		
18	SDIO/DCS	Digital I/O	Serial port interface (SPI) data input/output (serial port mode); duty cycle stabilizer select (external pin mode).		
19	SCLK/DFS	Digital input	Serial port interface clock (serial port mode); data format select pin (external pin mode).		
20	CSB	Digital input	Serial port interface chip select (active low).		
21	AGND	Power	Analog ground.		
22	AVDD	Power	Analog power supply.		
23	AGND	Power	Analog ground.		
24	AVDD	Power	Analog power supply.		

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	Α		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 32

Device type Case outline			X				
Terminal number	Terminal symbol	Terminal type	Description				
25	SENSE	Analog input	Reference mode selection.				
26	VREF	Analog I/O	Voltage reference input/output.				
27	REFB	Analog output	Negative differential reference.				
28	REFT	Analog output	Positive differential reference.				
29	AGND	Power	Analog ground.				
30	+VIN	Analog input	Positive analog input.				
31	-Vin	Analog input	Negative analog input.				
32	AGND	Power	Analog ground.				
33	AVDD	Power	Analog power supply.				
34	CML	Analog output	Common mode level bias output.				
35	RBIAS	Analog output	External bias resistor connection.				
36	PDWN	Analog input	Power down function selection.				
37	AGND	Power	Analog ground.				
38	CLK+	Digital input	Positive clock input. (Differential clock required).				
39	CLK-	Digital input	Negative clock input. (Differential clock required).				
40	AVDD	Power	Analog power supply.				
41	AGND	Power	Analog ground.				
42	AVDD	Power	Analog power supply.				
43	OEB	Digital input	Output enable (active low).				
44	DCO	Digital output	Data clock output.				
45	D0 (LSB)	Digital output	Data output bits.				
46	D1	Digital output	Data output bits.				
47	DRGND	Power	Digital output ground.				
48	DRVDD	Power	Digital output driver supply.				
PAD (SEE NOTE)		Power	Exposed paddle electrically connected to ground.				
NOTE: It i	s required that ermal performation		dle be soldered to the AGND plane to achieve the best electrical and				

 STANDARD
 SIZE


 MICROCIRCUIT DRAWING
 A

 DLA LAND AND MARITIME
 REVISION LEVEL


33

DSCC FORM 2234 APR 97

COLUMBUS, OHIO 43218-3990



Downloaded from Arrow.com.



4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device classes Q and V.

- a. The burn-in test shall be performed in accordance with method 1015 of MIL-STD-883. Burn-in test duration, test condition and test temperature, or approved alternatives shall be specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535 and JEDEC JEP163. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. For static burn-in I, all inputs shall be connected to GND or low.
- c. For static burn-in II, all inputs shall be connected to high through resistors to the supply voltage (VCC).
- d. Unless otherwise specified in the QM plan, for devices class V dynamic burn-in shall be performed with test condition D, method 1015 of MIL-STD-883.
- e. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 4, 5, and 6 are tested as part of device initial characterization and after design and process changes or with subsequent wafer lots as indicated in Table I.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 36
DSCC FORM 2234			

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1	1
Condition D dynamic burn-in test performed. (see 4.2.1) <u>5</u> /	Required	Required
Final electrical parameters (see 4.2)	1,2,3, <u>1</u> / 4,5,6,9,10,11	1,2,3, <u>1/ 2/ 3/ 4/</u> 4,5,6,9,10,11
Group A test requirements (see 4.4)	1,2,3,4,5,6, 9,10,11	1,2,3, <u>2</u> / 4,5,6,9,10,11
Group C end-point electrical parameters (see 4.4)	1,2,3,4,5,6, 9,10,11	1,2,3, <u>2</u> / <u>3</u> / 4,5,6,9,10,11
Group D end-point electrical parameters (see 4.4)	1,2,3,4,5,6, 9,10,11	1,2,3, <u>2</u> / 4,5,6,9,10,11
Group E end-point electrical parameters (see 4.4)	1,4,9	1,4,9 <u>2</u> /

TABLE IIA. Electrical test requirements.

1/ PDA applies to subgroup 1. For device class V, PDA applies to subgroups 1 and 7 (see 4.2.2).

2/ See table I for parameters tested or characterized for subgroups 4, 5, and 6.

3/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see table I).

4/ Parameters marked with note 8/ in Table I are part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

5/ Dynamic burn-in test shall be performed per TM 1015 with test condition D (see MIL-PRF-38535 and JEDEC JEP163).

Parameters	Symbol	Conditions	Limit	Units
Analog supply current	IQADD	AV _{DD} = 1.8 V, DRV _{DD} = 2.5 V	±5	mA
Digital output driver supply current	IQDRVDD	AV _{DD} = 1.8 V, DRV _{DD} = 2.5 V	±6	mA
Offset error	OE	AVDD = 1.8 V, DRVDD = 2.5 V	±0.4	%FSR
Gain error	GE	AVDD = 1.8 V, DRVDD = 2.5 V	±1	%FSR
Input current, high		CSB pin, AV _{DD} = 1.9 V,	. 0	
input voltage	lih	DRVDD = 3.3 V, VIN = 3.3V	±2	μA
Input current, low		CSB pin, AVDD = 1.9 V,	10	
input voltage	lil	DRV _{DD} = 3.3 V, V _{IN} = 0.0V	±2	μΑ

TABLE IIB.	Burn-in and operating life test delta parameters.	TA = +25°C. 1/ 2/

These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.
 Unless otherwise specified, the characteristics, test methods, conditions and limits shall be corresponding to the test defined in TABLE I (electrical performance characteristics). The drift values shall not be exceeded for each characteristic specified in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 37

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at TA = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein.

4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5 krad (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limits at $25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 38
DSCC FORM 2234	•	•	•

6.7 Application notes.

6.7.1 <u>General description</u>. This device is a monolithic, dual supply (1.8 V core, 1.8 V to 3.3 V IO), 14-bit, / 125 MSPS analog-to-digital converter (ADC), featuring a high performance sample-and-hold amplifier (SHA) and on-chip voltage reference. The device uses a multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 125 MSPS data rates and guarantees no missing codes over the full operating temperature range.

The wide bandwidth, with differential SHA, allows a variety of user-selectable input ranges and offsets, including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate.

A differential clock input controls all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in offset binary, Gray code, or twos complement formats. A data output clock (DCO) is provided to ensure proper latch timing with receiving logic.

6.7.2 <u>Clock input drive configuration</u>. Single-ended clock input configuration shall not be used as it risks a reliability issue.

6.7.3 <u>Reference configuration</u>. A voltage reference of V_{REF} = 0.75 V (which has a span of 1.5 V) is the only V_{REF} tested for performance specification. External reference mode (SENSE pin = AVDD) may be used with 0.75 V applied to the V_{REF} pin (External reference mode uses V_{REF} as a voltage input).

Programmable reference mode (with 0.2 V < SENSE pin voltage < VREF voltage, a condition causes by a resistive voltage divider between VREF, SENSE and ground pins) may be used to cause VREF = 0.75 V (which has a span of 1.5 V). With this VREF mode, the VREF voltage and span can be changed by SPI port programing. Only the VREF = 0.75 V (which has a span of 1.5 V) shall be used (by writing SPI programing register OxC0 with Bit 7 and 6 = 01). If not programed, the default condition would be VREF = 1.0 V and span = 2.0 V.

The VREF mode where SENSE pin is tied to VREF pin shall not be used.

6.7.4 Evaluation board. Operation of and requirements for the evaluation board is available from the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-14227
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 39
DSCC FORM 2234			

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 17-10-11

Approved sources of supply for SMD 5962-14227 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962R1422701VXC	24355	AD9246AF/QMLR

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

24355

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 7910 Triad Center Greensboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.