



Note For Revision C

If you have a revision C board as indicated in etch next to the white scratch pad area of the PCB we recommend writing to the Serial Output Adjust Register. If you are using the reference design this is done for you. Otherwise when you configure the AD9625 it is suggested that you increase the serial output emphasis by writing to register 0x015 bits 5:4 either 10 or 11.



Eye Scan

Eye scan for this board can be found at jesd_eye_scan.

Linux

- JESD Linux Driver
- AD9625 Linux driver
- ZC706 Linux image
- Linux on the VC707

Specifications

The AD-FMCADC2-EBZ board's primary purpose is to quickly and easily connect to an FMC carrier platform and start collecting data using the AD9625. The board is designed to be easy to use. Out of the box the board will self power and self clock when connected to and FMC carrier. The only other required equipment is your chosen signal source to provide and input signal to "Ain".

This rapid prototyping board also has 4 vertically mounted SMA connectors. These are labeled SYSREF IN and SYSREF OUT. These are to enable synchronization of multiple AD-FMCADC2-EBZ boards together using characteristics of the JESD204B high speed serial interface between the AD9625 and FPGA.

Clocking

The AD-FMCADC2-EBZ provides multiple options for clocking the AD9625. The default configuration of the board clocks the ADC using an onboard 2.5 GHz, low noise, crystal oscillator. This oscillator is then routed through a wide band transformer producing the differential clock for the ADC.

Alternatively, the oscillator can be disconnected and an external clock source connected by only changing two components on the board. A single ended clock connected to the CLK+ input would then be routed through the transformer in the same way.

Finally, the option exists to connect a differential clock to the board using both the CLK+ and CLK- inputs. Then referencing the schematic make the component changes to directly route the differential input bypassing the transformer.

Front End

The AD-FMCADC2-EBZ uses a passive front end designed for very wide bandwidth. A single ended input needs to be provided to "Ain". A 500 kHz to 6 GHz broadband balun then converts the input signal to differential.

Layout

Downloads

Rev C



- 📠 02-036007-01-c-1.pdf
- ad-fmcadc2-ebz_gerbers.zip
- 🜆 05_036007_c_bom_wiki.xlsx

Rev D



- 🖬 02_036007d.pdf
- ad-fmcadc2-ebz_revd_gerbers.zip
- 📾 036007_d_bom_wiki.xlsx

| | | | | Ahead of What's Possible |
|---------------------------|--------------------------|-----------------------------|-------------------------|---|
| 15,000 Problem Solvers | 4,700+ Patents | 125,000 Customers | 50+ _{Years} | ADI enables our customers to interpret the world around us by intelligently bridging the physical and digital with unmatched technologies that sense, measure and connect. We collaborate with our customers to accelerate the pace of innovation and create breakthrough solutions that are ahead of what's possible. |
| I | | | | See the Innovations |

Analog Devices. Dedicated to solving the toughest engineering challenges.

| SOCIAL | QUICK LINKS | | LANGUAGES | NEWSLETTER |
|-------------------------|---|--|-----------------------------------|---|
| ₽ f in 8• S | About ADI Careers Investor Relations Quality & Reliability | Analog Dialogue Contact us News Room Sales & Distribution | English 简体中文 日本語 Русский | Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox. Sign Up |

© 1995 - 2015 Analog Devices, Inc. All Rights Reserved

iICP备09046653号

Sitemap | Privacy & Security | Terms of use