Wideband, Low Noise Amplifier, Single Positive Supply, 0.01 GHz to 26.5 GHz

## Data Sheet

## FEATURES

Single positive supply
Low noise figure: $\mathbf{2 . 5 \mathrm { dB }}$ typical from 0.01 GHz to 14 GHz

OP1dB: 13.5 dBm typical from 0.01 GHz to 20 GHz
High OIP3: 26 dBm typical from 0.01 GHz to 14 GHz
RoHS-compliant, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$, 24-lead LFCSP

## APPLICATIONS

## Test instrumentation

Military
Communications

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## GENERAL DESCRIPTION

The ADL9005 is a gallium arsenide (GaAs), monolithic microwave integrated circuit (MMIC), pseudomorphic high electron mobility transistor (pHEMT), wideband, LNA that operates from 0.01 to 26.5 GHz . The ADL9005 provides a typical gain of 17.5 dB from 0.01 GHz to 14 GHz with a positive gain slope from 14 GHz to 20 GHz , a 13.5 dBm typical output power at 1 dB compression (OP1dB) from 0.01 GHz to 20 GHz , a 2.5 dB typical noise figure from 0.01 GHz to 14 GHz , and a typical output third-order intercept (OIP3) of 26 dBm from 0.01 GHz to 14 GHz , requiring only 80 mA from a 5 V supply voltage. The saturated output power $\left(\mathrm{P}_{\mathrm{SAT}}\right)$ of up to 16 dBm enables the LNA to function as a local oscillator (LO) driver for many of Analog Devices, Inc.,
balanced, inphase/quadrature (I/Q) or image rejection mixers The ADL9005 also features inputs and outputs (I/Os) that are internally matched to $50 \Omega$, making it ideal for surface-mounted technology (SMT)-based, high capacity microwave radio applications.

The ADL9005 is housed in a RoHS-compliant, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$, LFCSP.

Multifunction pin names may be referenced by their relevant function only.

## ADL9005

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
Functional Block Diagram .....
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
0.01 GHz to 14 GHz . .....  3
14 GHz to 20 GHz ..... 3
20 GHz to 26.5 GHz .....  4
DC Specifications ..... 4
Absolute Maximum Ratings ..... 5
Thermal Resistance .....  5
Electrostatic Discharge (ESD) Ratings .....  5
ESD Caution ..... 5
Pin Configuration and Function Descriptions ..... 6
Interface Schematics .....  7
Typical Performance Characteristics .....  8
Biasing Through the ACG4/V $\mathrm{VD}_{2}$ Pin ..... 18
Theory of Operation ..... 19
Applications Information ..... 20
Basic Connections ..... 20
Biasing the ADL9005 by Using the LTM8020 ..... 21
Providing Drain Bias ..... 22
Providing Drain Bias Through the ACG4/VDD2 Pin ..... 23
Power-Up and Power-Down Sequencing ..... 23
Outline Dimensions ..... 24
Ordering Guide ..... 24

## REVISION HISTORY

2/2021—Revision 0: Initial Version

## SPECIFICATIONS

### 0.01 GHz TO 14 GHz

Drain voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)=5 \mathrm{~V}$, bias voltage $\left(\mathrm{V}_{\text {BIAS }}\right)=5 \mathrm{~V}$, total current $\left(\mathrm{I}_{\mathrm{DQ}}\right)=80 \mathrm{~mA}, \mathrm{R}_{\text {BIAS }}=300 \Omega$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FREQUENCY RANGE | 0.01 |  | 14 | GHz |  |
| GAIN | 15.5 | 17.5 |  | dB |  |
| $\quad$ Gain Variation Over Temperature |  | 0.0077 |  | $\mathrm{~dB} /{ }^{\circ} \mathrm{C}$ |  |
| RETURN LOSS |  |  |  |  |  |
| $\quad$ Input |  | 15 | dB |  |  |
| $\quad$ Output |  | 14 | dB |  |  |
| OUTPUT | 11.5 | 13.5 |  | dBm |  |
| OP1dB |  | 16 | dBm |  |  |
| PSAT |  | 26 | dBm | Measurement taken at output power (Pout) per tone $=0 \mathrm{dBm}$ |  |
| OIP3 | 2.5 | dB |  |  |  |
| NOISE FIGURE |  |  |  |  |  |

## 14 GHz TO 20 GHz

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=80 \mathrm{~mA}, \mathrm{R}_{\mathrm{BIAS}}=300 \Omega$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FREQUENCY RANGE | 14 |  | 20 | GHz |  |
| GAIN | 16.5 | 18.5 |  | dB |  |
| $\quad$ Gain Variation Over Temperature |  | 0.0127 | $\mathrm{~dB} /{ }^{\circ} \mathrm{C}$ |  |  |
| RETURN LOSS |  |  |  |  |  |
| $\quad$ Input |  | 15 | dB |  |  |
| Output | 14 | dB |  |  |  |
| OUTPUT |  |  |  |  |  |
| OP1dB | 11 | 13.5 |  | dBm |  |
| PSAT |  | 15 | dBm |  |  |
| OIP3 | 25 | dBm | Measurement taken at Pout per tone $=0 \mathrm{dBm}$ |  |  |
| NOISE FIGURE | 3 | dB |  |  |  |

## ADL9005

## 20 GHz TO 26.5 GHz

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=80 \mathrm{~mA}, \mathrm{R}_{\mathrm{BIAS}}=300 \Omega$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FREQUENCY RANGE | 20 |  | 26.5 | GHz |  |
| GAIN | 17 | 19 |  | dB |  |
| $\quad$ Gain Variation Over Temperature |  | 0.0214 |  | $\mathrm{~dB} /{ }^{\circ} \mathrm{C}$ |  |
| RETURN LOSS |  |  |  |  |  |
| $\quad$ Input |  | 15 | dB |  |  |
| $\quad$ Output |  | 14 | dB |  |  |
| OUTPUT | 8.5 | 11.5 |  |  |  |
| OP1dB |  | 14 | dBm |  |  |
| PSAT |  | 22 | dBm |  |  |
| OIP3 |  | dBm | Measurement taken at Pout per tone $=0 \mathrm{dBm}$ |  |  |
| NOISE FIGURE | 4 | dB |  |  |  |

## DC SPECIFICATIONS

Table 4.

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| VDD | 3 | 5 | 6 |  |
| CURRENT |  |  | V |  |
| IDQ $^{\text {Amplifier (IDQAMP) }}$ |  | 80 |  |  |
| RBIAS (lDQ_BIAS) | 73.6 | mA |  |  |

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :---: | :---: |
| VDD | 7 V |
| RFin Power | 22 dBm |
| $\begin{aligned} & \text { Continuous Power Dissipation (PDIss), } \\ & \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { (Derate } 12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C} \text { Above } 85^{\circ} \mathrm{C} \text { ) } \end{aligned}$ | 1.125 W |
| Temperature |  |
| Peak Reflow, Moisture Sensitivity Level (MSL) ${ }^{1}$ | $260^{\circ} \mathrm{C}$ |
| Junction to Maintain 1,000,000 Hour Meant Time to Failure (MTTF) | $175^{\circ} \mathrm{C}$ |
| Nominal Junction ( $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, $\left.\mathrm{I}_{\mathrm{DQ}}=80 \mathrm{~mA}\right)$ | $117^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

${ }^{1}$ See the Ordering Guide for more information.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the junction to case thermal resistance.
Table 6. Thermal Resistance

| Package | $\boldsymbol{\theta}_{\text {Jc }}$ | Unit |
| :--- | :--- | :--- |
| $C P-24-15$ | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
ESD Ratings for ADL9005
Table 7. ADL9005, 24-Lead LFCSP

| ESD Model | Withstand Threshold (V) | Class |
| :--- | :--- | :--- |
| HBM | $\pm 250$ | 1 A |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{R}_{\text {BIAS }}$ | Current Mirror Bias Resistor Pin. Use the RBBAS pin to set the loe by connecting an external bias resistor as defined in Table 9. Refer to Figure 74 for the bias resistor connection. See Figure 3 for the interface schematic. |
| 2,6 to $10,13,14,18$ to 22 | NC | No Internal Connection. Note the data shown herein was measured with these pins externally connected to the RF and dc ground. |
| $3,5,15,17$ | GND | Ground. The GND pins must be connected to RF and dc ground. See Figure 4 for the interface schematic. |
| 4 | RFin | RF Input. The RFin pin is dc-coupled and matched to $50 \Omega$. See Figure 5 for the interface schematic. |
| 11 | ACG1 | AC Grounding 1. A capacitor is required on the ACG1 pin to provide low frequency decoupling. Refer to Figure 74 for the capacitor value. See Figure 5 for the interface schematic. |
| 12 | ACG2 | AC Grounding 2. A capacitor is required on the ACG2 pin to provide low frequency decoupling. Refer to Figure 74 for the capacitor value. See Figure 5 for the interface schematic. |
| 16 | RFout $/ V_{\text {DD }}$ | RF Output ( $\mathrm{RF}_{\text {out }}$ )/Drain Voltage for Amplifier ( $\mathrm{V}_{\mathrm{DD}}$ ). The $\mathrm{RF}_{\text {out }} / \mathrm{V}_{\mathrm{DD}}$ pin is dc-coupled and matched to $50 \Omega$. See Figure 6 for the interface schematic. |
| 23 | ACG3 | AC Grounding 3. A capacitor is required on the ACG3 pin to provide low frequency decoupling. Refer to Figure 74 for the capacitor value. See Figure 6 for the interface schematic. |
| 24 | ACG4/VDD2 | AC Grounding 4 (ACG4). A capacitor is required on the ACG4 pin to provide low frequency decoupling. Refer to Figure 74 for the capacitor value. See Figure 6 for the interface schematic. Optional Drain Voltage for the Amplifier that Requires a Higher Voltage ( $V_{D D 2}$ ). Do not use the $V_{\text {DD2 }}$ pin simultaneously with RFout/VDD. See Figure 6 for the interface schematic. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to RF and dc ground. |

## INTERFACE SCHEMATICS



Figure 3. RBIAS Interface Schematic


Figure 4. GND Interface Schematic


Figure 5. RFIN, ACG1, and ACG2 Interface Schematic


Figure 6. $R F_{O U T} V_{D D}, A C G 3$, and $A C G 4 / V_{D D 2}$ Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Gain and Return Loss vs. Frequency, 0.01 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}$, $V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$ (S22 Is the Output Return Loss, 511 Is the Input Return Loss, and S21 Is the Gain)


Figure 8. Gain vs. Frequency for Various Temperatures, 10 MHz to 200 MHz , $V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 9. Gain vs. Frequency for Various $V_{D D,} I_{D O}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 28 GHz


Figure 10. Gain and Return Loss vs. Frequency, 10 MHz to $200 \mathrm{MHz}, V_{D D}=5 \mathrm{~V}$, $V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A}=300 \Omega$


Figure 11. Gain vs. Frequency for Various Temperatures, 0.2 GHz to 28 GHz , $V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A}=300 \Omega$


Figure 12. Gain vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 10 MHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}$


Figure 13. Input Return Loss vs. Frequency for Various Temperatures, 10 MHz to $200 \mathrm{MHz}, V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 14. Input Return Loss vs Frequency for Various VDD, $I_{D Q}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 28 GHz


Figure 15. Output Return Loss vs. Frequency for Various Temperatures, 10 MHz to $200 \mathrm{MHz}, V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 16. Input Return Loss vs. Frequency for Various Temperatures, 0.2 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 17. Input Return Loss vs. Frequency for Various Bias Resistor Values and $I_{D Q}, 0.01 \mathrm{GHz}$ to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}$


Figure 18. Output Return Loss vs. Frequency for Various Temperatures, 0.2 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D C}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 19. Output Return Loss vs. Frequency at Various VDD, $I_{D Q}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 28 GHz


Figure 20. Reverse Isolation (S12) vs. Frequency for Various Temperatures,
10 MHz to $200 \mathrm{MHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 21. Reverse Isolation vs. Frequency for Various VDD, $I_{D Q}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 28 GHz


Figure 22. Output Return Loss vs. Frequency for Various Bias Resistor Values and $I_{D Q}, 0.01 \mathrm{GHz}$ to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}$


Figure 23. Reverse Isolation vs. Frequency for Various Temperatures, 0.2 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 24. Reverse Isolation vs. Frequency for Various Bias Resistor Values and $I_{D Q}, 0.01 \mathrm{GHz}$ to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}$


Figure 25. Noise Figure vs. Frequency for Various Temperatures, 10 MHz to $200 \mathrm{MHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 26. Noise Figure vs. Frequency for Various $V_{D D,} I_{D Q}=80 \mathrm{~mA}$, 10 MHz to 200 MHz


Figure 27. Noise Figure vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 10 MHz to $200 \mathrm{MHz}, V_{D D}=5 \mathrm{~V}, V_{B B A}=5 \mathrm{~V}$


Figure 28. Noise Figure vs. Frequency for Various Temperatures, 0.2 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B A A}=5 \mathrm{~V} I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 29. Noise Figure vs. Frequency for Various $V_{D D}, I_{D Q}=80 \mathrm{~mA}$, 0.2 GHz to 28 GHz


Figure 30. Noise Figure vs. Frequency for Various Bias Resistor Values and $I_{D D}$, 0.2 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 31. OP1dB vs. Frequency for Various Temperatures, 0.01 GHz to 1 GHz , $V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 32. $O P 1 d B$ vs. Frequency for Various Supply Voltages, $I_{D Q}=80 \mathrm{~mA}$, 0.01 GHz to 1 GHz


Figure 33. OP1dB vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 0.01 GHz to $1 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 34. OP1dB vs. Frequency for Various Temperatures, 1 GHz to 28 GHz, $V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A}=300 \Omega$


Figure 35. OP1dB vs. Frequency for Various Supply Voltages, $I_{D Q}=80 \mathrm{~mA}$, 1 GHz to 28 GHz


Figure 36. OP1dB vs. Frequency for Various Bias Resistor Values and $I_{D Q}$ 1 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 37. PSAT vs. Frequency for Various Temperatures, 0.01 GHz to 1 GHz , $V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 38. $P_{S A T}$ Vs. Frequency for Various $V_{D D,} I_{D Q}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 1 GHz


Figure 39. $P_{S A T}$ Vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 0.01 GHz to $1 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 40. PSAT Vs. Frequency for Various Temperatures, 1 GHz to 28 GHz , $V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 41. $P_{S A T}$ Vs. Frequency for Various $V_{D D} I_{D Q}=80 \mathrm{~mA}, 1 \mathrm{GHz}$ to 28 GHz


Figure 42. $P_{S A T}$ Vs. Frequency for Various Bias Resistor Values and $I_{D Q}$ 1 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 43. Power Added Efficiency (PAE) vs. Frequency for Various Temperatures, 0.01 GHz to $1 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 44. Pout, PAE, Gain, and Drain Current (lod) vs. Input Power, Power Compression at $1 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, R_{B I A S}=300 \Omega$


Figure 45. Pout, $P A E, G a i n$, and $I_{D D}$ vs. Input Power,
Power Compression at $8 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, R_{B A A}=300 \Omega$


Figure 46. PAE vs. Frequency for Various Temperatures, 1 GHz to 28 GHz , $V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A S}=300 \Omega$


Figure 47. Pout, PAE, Gain, and $I_{D D}$ vs. Input Power,
Power Compression at $10 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, R_{B A A S}=300 \Omega$


Figure 48. Pout, PAE, Gain, and IDD vs. Input Power,
Power Compression at $14 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, R_{B A A S}=300 \Omega$


Figure 49. Pout, PAE, Gain, and $I_{D D}$ vs. Input Power, Power Compression at $20 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, R_{B I A S}=300 \Omega$


Figure 50. OIP3 vs. Frequency for Various Temperatures, 0.01 GHz to 1 GHz , $V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 51. OIP3 vs. Frequency for Various $V_{D D,} I_{D Q}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 1 GHz


Figure 52. Pout, PAE, Gain, and $I_{D D}$ vs. Input Power,
Power Compression at $26 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}, R_{B I A S}=300 \Omega$


Figure 53. OIP3 vs. Frequency for Various Temperatures, 1 GHz to 28 GHz , $V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A S}=300 \Omega$


Figure 54. OIP3 vs. Frequency for Various $V_{D D}, I_{D Q}=80 \mathrm{~mA}, 1 \mathrm{GHz}$ to 28 GHz


Figure 55. OIP3 vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 0.01 GHz to $1 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B B A}=5 \mathrm{~V}$


Figure 56. OIP2 vs. Frequency for Various Temperatures, 0.01 GHz to 1 GHz , $V_{D D}=5 \mathrm{~V}, V_{B A A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B I A S}=300 \Omega$


Figure 57. OIP2 vs. Frequency for Various $V_{D D}, I_{D Q}=80 \mathrm{~mA}, 0.01 \mathrm{GHz}$ to 1 GHz


Figure 58. OIP3 vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 1 GHz to $28 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B A A}=5 \mathrm{~V}$


Figure 59. OIP2 vs. Frequency for Various Temperatures, 1 GHz to 24.5 GHz , $V_{D D}=5 \mathrm{~V}, V_{B A A}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}, R_{B A A}=300 \Omega$


Figure 60. OIP2 vs. Frequency for Various $V_{D D}, I_{D Q}=80 \mathrm{~mA}, 1 \mathrm{GHz}$ to 24.5 GHz


Figure 61. OIP2 vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 0.01 GHz to $1 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 62. P PISS Vs. Input Power at Various Frequencies, $T_{A}=85^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}$, $V_{B I A S}=5 \mathrm{~V}, I_{D Q}=80 \mathrm{~mA}$


Figure 63. $I_{D Q}$ VS. $V_{B I A S}, V_{D D}=5 \mathrm{~V}, R_{B A A S}=300 \Omega$


Figure 64. OIP2 vs. Frequency for Various Bias Resistor Values and $I_{D Q}$, 1 GHz to $24.5 \mathrm{GHz}, V_{D D}=5 \mathrm{~V}, V_{B I A S}=5 \mathrm{~V}$


Figure 65. $I_{D Q}$ Vs. $V_{D D}, V_{B I A S}=5 V, R_{B I A S}=300 \Omega$


Figure 66. $I_{D Q}$ Vs. Bias Resistor Value, $V_{B A A}=5 V, V_{D D}=5 \mathrm{~V}$

## ADL9005

## BIASING THROUGH THE ACG4/V ${ }_{\text {DD2 }}$ PIN

$\mathrm{V}_{\mathrm{DD} 2}=8.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=80 \mathrm{~mA}, \mathrm{R}_{\mathrm{BIAS}}=300 \Omega$, and frequency range $=0.01 \mathrm{GHz}$ to 28 GHz .


Figure 67. Gain, Return Loss, and Reverse Isolation vs. Frequency


Figure 68. OP1dB vs. Frequency for Various Temperatures


Figure 69. OIP3 vs. Frequency for Various Temperatures


Figure 70. Noise Figure vs. Frequency for Various Temperatures


Figure 71. P SAT Vs. Frequency for Various Temperatures


Figure 72. OIP2 vs. Frequency for Various Temperatures

## THEORY OF OPERATION

The ADL9005 is a GaAs, MMIC, pHEMT, wideband LNA. A simplified block diagram is shown in Figure 73. The $\mathrm{RF}_{\text {IN }}$ and RFout pins are dc-coupled and matched to $50 \Omega$.

The ADL9005 operates from a single positive supply. IDQ is set by connecting a resistor between the $\mathrm{R}_{\text {BIAS }}$ pin and the external supply voltage. The drain bias voltage is normally provided via an external bias tee. However, the drain bias voltage can also be resistively biased by connecting the ACG4/V ${ }_{\text {DD2 }}$ pin to an external supply.


Figure 73. Simplified Block Diagram

## APPLICATIONS INFORMATION

## BASIC CONNECTIONS

The basic connections for operating the ADL9005 are shown in Figure 74. Connect the recommended capacitor values to the ac ground pins (ACG1, ACG2, ACG3, and ACG4) as shown in Figure 74. The bias current is set by connecting a resistor between $R_{\text {BIAS }}$ and $V_{D D}$. When using $5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$, a resistor value of $300 \Omega$ is recommended to achieve an $\mathrm{I}_{\mathrm{DQ}}$ of 80 mA . Table 9 shows the resulting $\mathrm{I}_{\mathrm{DQ}}$ for the various $\mathrm{R}_{\text {BIAS }}$ values where the resistor is tied to 5 V . Decouple the RBIAS pin with a 100 pF

Table 9. Recommended Bias Resistor Values

| $\mathbf{R}_{\text {BIAS }}(\mathbf{\Omega})$ | $\mathbf{I}_{\text {DQ }}$ (mA) | IDQAMP $^{(m A)}$ | I DQ BIAS $^{(m A)}$ |
| :--- | :--- | :--- | :--- |
| 180 | 90 | 82.3 | 7.7 |
| 300 | 80 | 73.6 | 6.4 |
| 450 | 70 | 64.8 | 5.2 |
| 650 | 60 | 55.8 | 4.2 |
| 1000 | 50 | 46.8 | 3.2 |
| 1500 | 40 | 37.4 | 2.6 | capacitor as shown in Figure 74.

Refer to ADL9005-EVALZ user guide (UG-1859) for the recommended part numbers of the manufacturers for all the external components required to operate the ADL9005.


Figure 74. Typical Application Circuit

## Data Sheet

## BIASING THE ADL9005 BY USING THE LTM8020

The LTM8020, $\mu$ Module ${ }^{\otimes}$ regulator is suitable for the ADL9005 due to its compact size and wide input voltage range of 4 V to 36 V while maintaining high efficiency and output noise below the maximum allowable ripple of the ADL9005 due to its high power supply modulation ratio.

The ADL9005 can be powered by using a well regulated power source. The LTM8020 is a complete 200 mA , dc to dc, step-down power supply that provides a single 5 V supply to $\mathrm{V}_{\mathrm{DD}}$ through a bias tee on $\mathrm{R}_{\text {bias. }}$. The recommended input voltage $\left(\mathrm{V}_{\text {IN }}\right)$ for the LTM8020 is from 6.5 V to 36 V to achieve a 5 V output voltage (Vout).

Figure 75 shows the application circuit for ADL9005 using the LTM8020 regulator.


Figure 75. Application Circuit for the ADL9005 Using the LTM8020 Regulator

## PROVIDING DRAIN BIAS

The ADL9005 was characterized using a connectorized wideband bias tee (Marki Microwave BT2-0040). In practice, the drain bias must be provided by a board mountable component. Drain biasing for a wideband amplifier, such as the ADL9005, is traditionally provided by connecting a wideband conical inductor between RFout $/ V_{\text {DD }}$ and the 5 V power supply, as shown in Figure 74. Conical inductors are fragile and physically large. Figure 76 shows an alternative biasing circuit that uses 0402 sized, surfacemount components. The gain, input return loss, and output return loss over frequency are shown in Figure 77.


Figure 76. Surface-Mounted Bias Tee Schematic


Figure 77. Gain and Return Loss vs. Frequency Using the Surface-Mount Bias Tee
The circuit consists of ferrite beads (FB1 and FB2), an ac coupling capacitor (Cout), an inductor (L3), de-Q resistors (R3 and R4), and bypass capacitors (C1 and C2).
The R3, R4, C1, and C2 decoupling components are used to reduce the RF coupling and to filter out power supply noise. R3 and R4 are de-Q resistors that can reduce frequency glitches caused by interactions between the PCB and the decoupling capacitors.
FB2 is critical to achieving high frequency operation. Optimal performance is achieved when FB2 touches down on the RF trace directly. FB1 is also a critical component that must be placed as close as possible to FB2 because a longer trace adds increased inductance and capacitance. FB1 mitigates resonances caused by the interaction between FB2 and the PCB.
The L3 inductor is only needed if operation at below 100 MHz is required. Otherwise, omit L3.
Table 10 lists the part numbers of the manufacturers and values used in the surface-mounted bias tee circuit shown in Figure 76.
Further details on design of surface-mount bias tee circuits can be found in Application Note AN-2061.

Table 10. Part Numbers of the Manufacturers and Values Used in the Surface-Mounted Bias Tee Circuit Shown in Figure 76

| Component | Value | Manufacturer | Part Number |
| :--- | :--- | :--- | :--- |
| FB1, FB2 | $470 \Omega$ | Murata | BLM15GG471SN1D |
| L3 | $0.11 \mu \mathrm{H}$ | Coilcraft | 0805LS-111X_E_ |
| Cout | 100 nF | American Technical Ceramics | ATC 560L |
| R3 | $340 \Omega$ | Panasonic | ERA-2AEB3400X |
| C1, C2 | 1 pF | Murata | GJM1555C1H1R0CB01D |
| R4 | $270 \Omega$ | Panasonic | ERJ-2GEJ271X |

## PROVIDING DRAIN BIAS THROUGH THE ACG4/V ${ }_{\text {DD } 2}$ PIN

An alternative way to bias the ADL9005 is through the ACG4/VDD2 pin (Pin 24), which is shown in Figure 78. Because of the voltage drop across the internal bias resistor, a higher $V_{D D}$ is required. If a $300 \Omega$ bias resistor (R1) is used and connected to the 5 V power supply, which results in a total current of 80 mA , a $\mathrm{V}_{\mathrm{DD}}$ of 8.5 V is recommended. R 1 can also be connected to the $\mathrm{V}_{\mathrm{DD}}$ of 8.5 V . In this case, to set $\mathrm{I}_{\mathrm{DQ}}$ to 80 mA , use an R1 value of $850 \Omega$ on R RIIAs. The performance of this circuit is summarized in Figure 67 to Figure 72.


Figure 78. Providing Resistive Drain Bias Through the ACG4/VDD2 Pin

## POWER-UP AND POWER-DOWN SEQUENCING

Apply the RF input signal after the main supply voltage and the voltage driving RBIAS (R1 in Figure 74 and Figure 78) and remove the RF input signal before the main supply voltage and the voltage on $\mathrm{R}_{\text {BiAS }}$ are turned off. The voltage on $\mathrm{R}_{\text {BIAS }}$ can either be applied simultaneously with $V_{D D}$ or after $V_{D D}$ is applied.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8


Figure 79. 24-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ and 0.75 Package Height
(CP-24-15)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1,2}$ | Temperature Range $^{\text {² }}$ | MSL Rating $^{\mathbf{3}}$ | Package Description $^{4}$ | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADL9005ACPZN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 24-Lead Lead Frame Chip Scale Package [LFCSP] | CP-24-15 |
| ADL9005ACPZN-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 24-Lead Lead Frame Chip Scale Package [LFCSP] | CP-24-15 |
| ADL9005-EVALZ |  |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ When ordering the evaluation board only, reference the model number, ADL9005-EVALZ.
${ }^{3}$ See the Absolute Maximum Ratings section for additional information.
${ }^{4}$ The lead finish of the ADL9005ACPZN and ADL9005ACPZN-R7 is nickel palladium gold (NiPdAu).

