## FEATURES

Large, $32 \times 16$, nonblocking switch array
G = +1 (ADV3202) or G = +2 (ADV3203) operation
$32 \times 32$ pin-compatible version available (ADV3200/ADV3201)
Single +5 V , dual $\pm 2.5 \mathrm{~V}$, or dual $\pm 3.3$ V supply ( $\mathbf{G}=+2$ )
Serial programming of switch array
2:1 OSD insertion mux per output
Input sync-tip clamp
High impedance output disable allows connection of multiple devices with minimal output bus load
Excellent video performance
60 MHz 0.1 dB gain flatness
$0.1 \%$ differential gain error $\left(R_{L}=150 \Omega\right)$
$0.1^{\circ}$ differential phase error ( $R_{\mathrm{L}}=150 \Omega$ )
Excellent ac performance
Bandwidth: >300 MHz
Slew rate: >400 V/ $\mu \mathrm{s}$
Low power: 1 W
Low all hostile crosstalk: - $\mathbf{4 8} \mathrm{dB}$ @ 5 MHz
Reset pin allows disabling of all outputs
Connected through a capacitor to ground, provides
power-on reset capability
176-lead exposed pad LQFP package ( $24 \mathrm{~mm} \times \mathbf{2 4} \mathbf{~ m m}$ )

## APPLICATIONS

CCTV surveillance
Routing of high speed signals, including
Composite video (NTSC, PAL, S, SECAM)
RGB and component video routing
Compressed video (MPEG, wavelet)

## Video conferencing

## GENERAL DESCRIPTION

The ADV3202/ADV3203 are $32 \times 16$ analog crosspoint switch matrices. They feature a selectable sync-tip clamp input for ac-coupled applications and a $2: 1$ on-screen display (OSD) insertion mux. With -48 dB of crosstalk and -80 dB isolation at 5 MHz , the ADV3202/ADV3203 are useful in many high density routing applications. The 0.1 dB flatness out to 60 MHz makes the ADV3202/ADV3203 ideal for both composite and component video switching.
The 16 independent output buffers of the ADV3202/ADV3203 can be placed into a high impedance state for paralleling crosspoint outputs so that off-channels present minimal loading to

an output bus if building a larger array. The ADV3202 has a gain of +1 while the ADV3203 has a gain of +2 for ease of use in back-terminated load applications. A single +5 V supply, dual $\pm 2.5 \mathrm{~V}$ supplies, or dual $\pm 3.3 \mathrm{~V}$ supplies $(\mathrm{G}=+2)$ can be used while consuming only 195 mA of idle current with all outputs enabled. The channel switching is performed via a double buffered, serial digital control that can accommodate daisy chaining of several devices.
The ADV3202/ADV3203 are packaged in a 176-lead exposed pad LQFP package ( $24 \mathrm{~mm} \times 24 \mathrm{~mm}$ ) and are available over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
©2008 Analog Devices, Inc. All rights reserved.

## ADV3202/ADV3203

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History .....  2
Specifications ..... 3
OSD Disabled ..... 3
OSD Enabled ..... 4
Timing Characteristics (Serial Mode) ..... 5
Absolute Maximum Ratings .....  6
Thermal Resistance .....  .6
Power Dissipation ..... 6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  .7
Truth Table and Logic Diagram ..... 10
Typical Performance Characteristics ..... 11
Theory of Operation ..... 14
Applications Information ..... 16
Programming ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17

## REVISION HISTORY

10/08—Revision 0: Initial Version

## SPECIFICATIONS

## OSD DISABLED

$\mathrm{V}_{\mathrm{s}}= \pm 2.5 \mathrm{~V}(\mathrm{ADV} 3202), \mathrm{V}_{\mathrm{S}}= \pm 3.3 \mathrm{~V}(\mathrm{ADV} 3203)$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=+1(\mathrm{ADV} 3202), \mathrm{G}=+2(\mathrm{ADV} 3203), \mathrm{R}_{\mathrm{L}}=150 \Omega$, all configurations, unless otherwise noted.

Table 1.

| Parameter | Conditions | ADV3202/ADV3203 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Gain Flatness <br> Settling Time Slew Rate | $\begin{aligned} & 200 \mathrm{mV} \text { p-p } \\ & 2 \mathrm{~V} \text { p-p } \\ & 0.1 \mathrm{~dB}, 200 \mathrm{mV} \text { p-p } \\ & 0.1 \mathrm{~dB}, 2 \mathrm{~V} \text { p-p } \\ & 1 \%, 2 \mathrm{~V} \text { step } \\ & 2 \mathrm{~V} \text { step, peak } \\ & \hline \end{aligned}$ |  | 300 120 60 40 6 400 |  | MHz <br> MHz <br> MHz <br> MHz <br> ns <br> V/ $\mu \mathrm{s}$ |
| NOISE/DISTORTION PERFORMANCE Differential Gain Error Differential Phase Error Crosstalk, All Hostile, RTI Off Isolation, Input-to-Output Input Voltage Noise | NTSC or PAL <br> NTSC or PAL $\begin{aligned} \mathrm{f}=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{RL}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{f}=100 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ <br> $\mathrm{f}=5 \mathrm{MHz}$, one channel <br> 0.1 MHz to 50 MHz |  | $\begin{aligned} & 0.06 / 0.1 \\ & 0.06 / 0.03 \\ & -48 \\ & -65 \\ & -23 \\ & -30 \\ & -80 \\ & 25 / 22 \end{aligned}$ |  | \% <br> Degrees <br> dB <br> dB <br> dB <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE <br> Gain Error <br> Gain Matching | Broadcast mode, no load <br> Broadcast mode <br> No load, channel-to-channel <br> Channel-to-channel |  | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \\ & \pm 0.5 / \pm 0.8 \\ & \pm 0.5 / \pm 0.8 \end{aligned}$ | $\begin{aligned} & \pm 1.75 / \pm 2.2 \\ & \pm 2.2 / \pm 2.7 \\ & \pm 2.8 \\ & \pm 3.4 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Impedance <br> Output Capacitance <br> Output Voltage Range | DC, enabled <br> DC, disabled <br> Disabled <br> ADV3202 <br> ADV3203 <br> ADV3203, no output load | $900 / 3.2$ $\begin{aligned} & -1.1 \text { to }+1.1 \\ & -1.5 \text { to }+1.5 \\ & -1.5 \text { to }+1.5 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 1000 / 4 \\ & 3.7 \\ & -1.2 \text { to }+1.2 \\ & -1.6 \text { to }+2.0 \\ & -2.0 \text { to }+2.0 \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| INPUT CHARACTERISTICS Input Offset Voltage Input Voltage Range <br> Input Capacitance Input Resistance Input Bias Current | ADV3202 <br> ADV3203 <br> ADV3203, no output load <br> Sync-tip clamp enabled, $\mathrm{V}_{\text {IN }}=\mathrm{VCLAMP}+0.1 \mathrm{~V}$ <br> Sync-tip clamp enabled, $\mathrm{V}_{\text {IN }}=\mathrm{VCLAMP}-0.1 \mathrm{~V}$ <br> Sync-tip clamp disabled | $\begin{aligned} & -1.1 \text { to }+1.1 \\ & -0.75 \text { to }+0.75 \\ & -0.75 \text { to }+0.75 \\ & 1 \\ & 0.1 \\ & -2.9 \\ & \\ & -10 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 5 \\ & -1.2 \text { to }+1.2 \\ & -0.8 \text { to }+1.0 \\ & -1.0 \text { to }+1.0 \\ & 3 \\ & 4 \\ & 3 \\ & -1 \\ & -3 \end{aligned}$ | $\pm 30$ <br> 12 $-0.25$ | mV <br> V <br> V <br> V <br> pF <br> $\mathrm{M} \Omega$ <br> $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS <br> Enable On Time <br> Switching Time, 2 V Step <br> Switching Transient (Glitch) | $50 \%$ update to $1 \%$ settling $50 \%$ update to $1 \%$ settling IN00 to IN31, RTI |  | $\begin{aligned} & 50 \\ & 40 \\ & 300 \end{aligned}$ |  | ns ns mV p-p |

## ADV3202/ADV3203

| Parameter | Conditions | ADV3202/ADV3203 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| POWER SUPPLIES |  |  |  |  |  |
| Supply Current | $\mathrm{V}_{\text {pos }}$ or $\mathrm{V}_{\text {NEG, }}$ outputs enabled, no load |  | 195/200 | 220/235 | mA |
|  | $\mathrm{V}_{\text {POS }}$ or $\mathrm{V}_{\text {NEG, }}$ outputs disabled |  | 120/130 | 155/165 | mA |
|  | Dvcc |  | 2.5 | 3.5 | mA |
| Supply Voltage Range | $\mathrm{V}_{\text {POS }}-\mathrm{V}_{\text {NEG }}$ |  | $\begin{aligned} & 5 \pm 10 \% / \\ & 6.6 \pm 10 \% \end{aligned}$ |  | V |
| PSR | $\mathrm{V}_{\mathrm{NEG}}, \mathrm{V}_{\text {POS, }} \mathrm{f}=1 \mathrm{MHz}$ |  | -50/-45 |  | dB |
| OPERATING TEMPERATURE RANGE |  |  |  |  |  |
| Temperature Range | Operating (still air) |  | -40 to +85 |  | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Operating (still air) |  | 16 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## OSD ENABLED

$\mathrm{V}_{\mathrm{s}}= \pm 2.5 \mathrm{~V}(\mathrm{ADV} 3202), \mathrm{V}_{\mathrm{s}}= \pm 3.3 \mathrm{~V}(\mathrm{ADV} 3203)$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=+1(\mathrm{ADV} 3202), \mathrm{G}=+2(\mathrm{ADV} 3203), \mathrm{R}_{\mathrm{L}}=150 \Omega$, all configurations, unless otherwise noted.

Table 2.

|  |  | ADV3202/ADV3203 |  |
| :--- | :--- | :--- | :--- |
| Parameter | Conditions | Min | Typ |
| OSD DYNAMIC PERFORMANCE |  |  | Max |

## TIMING CHARACTERISTICS (SERIAL MODE)

Specifications subject to change without notice.
Table 3.

| Parameter | Symbol | Min | Limit <br> Typ | Max |
| :--- | :--- | :--- | :--- | :--- |



Figure 2. Timing Diagram, Serial Mode

Table 4. Logic Levels, DVCC $=3.3 \mathrm{~V}$

| $\mathrm{V}_{\mathrm{HH}}$ | VIL | Voн | Vot | Ith | IL | Іон | Iot |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{RESET}}, \overline{\mathrm{CS}}, \\ & \text { CLK, DATA IN, } \\ & \overline{\text { UPDATE, OSDS }} \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{RESET}}, \overline{\mathrm{CS}}, \\ & \text { CLK, DATA IN, } \\ & \overline{\text { UPDATE, OSDS }} \end{aligned}$ | DATA OUT | DATA OUT | $\begin{aligned} & \hline \text { RESET, } \overline{\mathrm{CS}}, \\ & \text { CLK, DATA IN, } \\ & \hline \text { UPDATE, OSDS } \end{aligned}$ | $\overline{\mathrm{RESET}}, \overline{\mathrm{CS}}$, CLK, DATA IN, UPDATE, OSDS | DATA OUT | DATA OUT |
| 2.5 V min | 0.8 V max | 2.7 V min | 0.5 V max | $0.5 \mu \mathrm{~A}$ typ | -0.5 $\mu \mathrm{A}$ typ | 3 mA typ | -3 mA typ |

## ADV3202/ADV3203

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :---: | :---: |
| Analog Supply Voltage ( $\mathrm{V}_{\text {POS }}-\mathrm{V}_{\text {NEG }}$ ) | 7.5V |
| Digital Supply Voltage (DVCC - DGnd) | 6 V |
| Ground Potential Difference $\left(\mathrm{V}_{\text {NEG }}-\mathrm{D}_{\mathrm{GND}}\right)$ | +0.5 V to -4V |
| Maximum Potential Difference |  |
| DVCC - V ${ }_{\text {NEG }}$ | 9.4 V |
| Disabled Outputs |  |
| ADV3202 (\|Vosd - Vout $)$ | $<3 \mathrm{~V}$ |
| ADV3203 (\|Vosd -(Vout $\left.\left.+\mathrm{V}_{\text {REF }}\right) / 2 \mid\right)$ | $<3 \mathrm{~V}$ |
| \| $\mathrm{V}_{\text {clamp }}$ - $\mathrm{V}_{\text {INxx }}$ \| | 6 V |
| $V_{\text {ref }}$ Input Voltage |  |
| ADV3202 | $\mathrm{V}_{\text {Pos }}-3.5 \mathrm{~V}$ to $\mathrm{V}_{\text {NEG }}+3.5 \mathrm{~V}$ |
| ADV3203 | $\mathrm{V}_{\text {POS }}-4 \mathrm{~V}$ to $\mathrm{V}_{\text {NEG }}+4 \mathrm{~V}$ |
| Analog Input Voltage | $\mathrm{V}_{\text {NEG }}$ to $\mathrm{V}_{\text {pos }}$ |
| Digital Input Voltage | DVCC |
| Output Voltage (Disabled Analog Output) | $\left(\mathrm{V}_{\text {Pos }}-1 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\text {NEG }}+1 \mathrm{~V}\right)$ |
| Output Short-Circuit Duration | Momentary |
| Output Short-Circuit Current | 45 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 176-Lead LQFP_EP | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER DISSIPATION

The ADV3202/ADV3203 are operated with $\pm 2.5 \mathrm{~V},+5 \mathrm{~V}$, or $\pm 3.3 \mathrm{~V}$ supplies and can drive loads down to $150 \Omega$, resulting in a large range of possible power dissipations. For this reason, extra care must be taken while derating the operating conditions based on ambient temperature.

Packaged in a 176-lead exposed-pad LQFP, the ADV3202/ ADV3203 junction-to-ambient thermal impedance $\left(\theta_{\mathrm{JA}}\right)$ is $16^{\circ} \mathrm{C} / \mathrm{W}$. For long-term reliability, the maximum allowed junction temperature of the die should not exceed $150^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended period can result in device failure. Figure 3 shows the range of allowed internal die power dissipations that meet these conditions over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range. When using Figure 3, do not include external load power in the maximum power calculation, but do include load current dropped on the die output transistors.


Figure 3. Maximum Die Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

## ADV3202/ADV3203

Table 7. Pin Function Descriptions

| Pin | Mnemonic | Description | Pin | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | DVCC | Digital Positive Power Supply. | 50 | OSD09 | OSD Input Number 9. |
| 2 | NC | No Connect. | 51 | OSD08 | OSD Input Number 8. |
| 3 | RESET | Control Pin: $1^{\text {st }}$ and $2^{\text {nd }}$ Rank Reset. | 52 | VPOS | Analog Positive Power Supply. |
| 4 | CLK | Control Pin: Serial Data Clock. | 53 | OUT15 | Output Number 15. |
| 5 | DATA IN | Control Pin: Serial Data In. | 54 | VNEG | Analog Negative Power Supply. |
| 6 | DATA OUT | Control Pin: Serial Data Out. | 55 | OUT14 | Output Number 14. |
| 7 | UPDATE | Control Pin: Second Rank Write Strobe. | 56 | VPOS | Analog Positive Power Supply. |
| 8 | $\overline{C S}$ | Control Pin: Chip Select. | 57 | OUT13 | Output Number 13. |
| 9 | DGND | Digital Negative Power Supply. | 58 | VNEG | Analog Negative Power Supply. |
| 10 | IN00 | Input Number 0. | 59 | OUT12 | Output Number 12. |
| 11 | DGND | Digital Negative Power Supply. | 60 | VPOS | Analog Positive Power Supply. |
| 12 | IN01 | Input Number 1. | 61 | OUT11 | Output Number 11. |
| 13 | DGND | Digital Negative Power Supply. | 62 | VNEG | Analog Negative Power Supply. |
| 14 | IN02 | Input Number 2. | 63 | OUT10 | Output Number 10. |
| 15 | DGND | Digital Negative Power Supply. | 64 | VPOS | Analog Positive Power Supply. |
| 16 | IN03 | Input Number 3. | 65 | OUT09 | Output Number 9. |
| 17 | DGND | Digital Negative Power Supply. | 66 | VNEG | Analog Negative Power Supply. |
| 18 | IN04 | Input Number 4. | 67 | OUT08 | Output Number 8. |
| 19 | DGND | Digital Negative Power Supply. | 68 | VPOS | Analog Positive Power Supply. |
| 20 | IN05 | Input Number 5. | 69 | OUT07 | Output Number 7. |
| 21 | DGND | Digital Negative Power Supply. | 70 | VNEG | Analog Negative Power Supply. |
| 22 | IN06 | Input Number 6. | 71 | OUT06 | Output Number 6. |
| 23 | DGND | Digital Negative Power Supply. | 72 | VPOS | Analog Positive Power Supply. |
| 24 | IN07 | Input Number 7. | 73 | OUT05 | Output Number 5. |
| 25 | DGND | Digital Negative Power Supply. | 74 | VNEG | Analog Negative Power Supply. |
| 26 | IN08 | Input Number 8. | 75 | OUT04 | Output number 4. |
| 27 | DGND | Digital Negative Power Supply. | 76 | VPOS | Analog Positive Power Supply. |
| 28 | IN09 | Input Number 9. | 77 | OUT03 | Output Number 3. |
| 29 | DGND | Digital Negative Power Supply. | 78 | VNEG | Analog Negative Power Supply. |
| 30 | IN10 | Input Number 10. | 79 | OUT02 | Output Number 2. |
| 31 | DGND | Digital Negative Power Supply. | 80 | VPOS | Analog Positive Power Supply. |
| 32 | IN11 | Input Number 11. | 81 | OUT01 | Output Number 1. |
| 33 | DGND | Digital Negative Power Supply. | 82 | VNEG | Analog Negative Power Supply. |
| 34 | IN12 | Input Number 12. | 83 | OUTOO | Output Number 0. |
| 35 | DGND | Digital Negative Power Supply. | 84 | VPOS | Analog Positive Power Supply. |
| 36 | IN13 | Input Number 13. | 85 | OSD07 | OSD Input Number 7. |
| 37 | DGND | Digital Negative Power Supply. | 86 | OSD06 | OSD Input Number 6. |
| 38 | IN14 | Input Number 14. | 87 | OSD05 | OSD Input Number 5. |
| 39 | DGND | Digital Negative Power Supply. | 88 | OSD04 | OSD Input Number 4. |
| 40 | IN15 | Input Number 15. | 89 | VNEG | Analog Negative Power Supply. |
| 41 | VNEG | Analog Negative Power Supply. | 90 | OSD03 | OSD Input Number 3. |
| 42 | VREF | Reference Voltage. See the Theory of Operation section for details. | 91 92 | OSD02 | OSD Input Number 2. OSD Input Number 1. |
| 43 | VCLAMP | Sync-Tip Clamp Voltage. See the Theory of Operation section for details. | $\begin{aligned} & 93 \\ & 94 \end{aligned}$ | $\begin{aligned} & \text { OSD00 } \\ & \text { VPOS } \end{aligned}$ | OSD Input Number 0. <br> Analog Positive Power Supply. |
| 44 | OSD15 | OSD Input Number 15. | 95 | IN31 | Input Number 31. |
| 45 | OSD14 | OSD Input Number 14. | 96 | OSDS15 | Control Pin: OSD Select Number 15. |
| 46 | OSD13 | OSD Input Number 13. | 97 | IN30 | Input Number 30. |
| 47 | OSD12 | OSD Input Number 12. | 98 | OSDS14 | Control Pin: OSD Select Number 14. |
| 48 | OSD11 | OSD Input Number 11. | 99 | IN29 | Input Number 29. |
| 49 | OSD10 | OSD Input Number 10. | 100 | OSDS13 | Control Pin: OSD Select Number 13. |

## ADV3202/ADV3203

| Pin | Mnemonic | Description |
| :--- | :--- | :--- |
| 101 | IN28 | Input Number 28. |
| 102 | OSDS12 | Control Pin: OSD Select Number 12. |
| 103 | IN27 | Input Number 27. |
| 104 | OSDS11 | Control Pin: OSD Select Number 11. |
| 105 | IN26 | Input Number 26. |
| 106 | OSDS10 | Control Pin: OSD Select Number 10. |
| 107 | IN25 | Input Number 25. |
| 108 | OSDS09 | Control Pin: OSD Select Number 9. |
| 109 | IN24 | Input Number 24. |
| 110 | OSDS08 | Control Pin: OSD Select Number 8. |
| 111 | IN23 | Input Number 23. |
| 112 | OSDS07 | Control Pin: OSD Select Number 7. |
| 113 | IN22 | Input Number 22. |
| 114 | OSDS06 | Control Pin: OSD Select Number 6. |
| 115 | IN21 | Input Number 21. |
| 116 | OSDS05 | Control Pin: OSD Select Number 5. |
| 117 | IN20 | Input Number 20. |
| 118 | OSDS04 | Control Pin: OSD Select Number 4. |
| 119 | IN19 | Input Number 19. |
| 120 | OSDS03 | Control Pin: OSD Select Number 3. |
| 121 | IN18 | Input Number 18. |
| 122 | OSDS02 | Control Pin: OSD Select Number 2. |
| 123 | IN17 | Input Number 17. |
| 124 | OSDS01 | Control Pin: OSD Select Number 1. |
| 125 | IN16 | Input Number 16. |
| 126 | OSDS00 | Control Pin: OSD Select Number 0. |
| 127 | NC | No Connect. |
| 128 | NC | No Connect. |
| 129 | NC | No Connect. |
| 130 | NC | No Connect. |
| 131 | NC | No Connect. |
| 132 | VNEG | Analog Negative Power Supply. |
| 133 | NC | No Connect. |
| 134 | NC | No Connect. |
| 135 | NC | No Connect. |
| 136 | VPOS | Analog Positive Power Supply. |
| 137 | NC | No Connect. |
| 138 | VNEG | Analog Negative Power Supply. |
| 139 | NC | No Connect. |
|  |  |  |
| 10 |  |  |


| Pin | Mnemonic | Description |
| :--- | :--- | :--- |
| 140 | VPOS | Analog Positive Power Supply. |
| 141 | NC | No Connect. |
| 142 | VNEG | Analog Negative Power Supply. |
| 143 | NC | No Connect. |
| 144 | VPOS | Analog Positive Power Supply. |
| 145 | NC | No Connect. |
| 146 | VNEG | Analog Negative Power Supply. |
| 147 | NC | No Connect. |
| 148 | VPOS | Analog Positive Power Supply. |
| 149 | NC | No Connect. |
| 150 | VNEG | Analog Negative Power Supply. |
| 151 | NC | No Connect. |
| 152 | VPOS | Analog Positive Power Supply. |
| 153 | NC | No Connect. |
| 154 | VNEG | Analog Negative Power Supply. |
| 155 | NC | No Connect. |
| 156 | VPOS | Analog Positive Power Supply. |
| 157 | NC | No Connect. |
| 158 | VNEG | Analog Negative Power Supply. |
| 159 | NC | No Connect. |
| 160 | VPOS | Analog Positive Power Supply. |
| 161 | NC | No Connect. |
| 162 | VNEG | Analog Negative Power Supply. |
| 163 | NC | No Connect. |
| 164 | VPOS | Analog Positive Power Supply. |
| 165 | NC | No Connect. |
| 166 | VNEG | Analog Negative Power Supply. |
| 167 | NC | No Connect. |
| 168 | VPOS | Analog Positive Power Supply. |
| 169 | NC | No Connect. |
| 170 | NC | No Connect. |
| 171 | NC | No Connect. |
| 172 | NC | No Connect. |
| 173 | NC | No Connect. |
| 174 | NC | No Connect. |
| 175 | NC | No Connect. |
| 176 | DGND | Digital Negative Power Supply. |
|  | EPAD | Connect to analog ground. |
| (exposed pad) |  |  |

## ADV3202/ADV3203

## TRUTH TABLE AND LOGIC DIAGRAM

Table 8. Operation Truth Table

| $\overline{\text { CS }}$ | $\overline{\text { UPDATE }}$ | CLK | DATA INPUT | DATA OUTPUT | $\overline{\text { RESET }}$ | Operation/Comment |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | X | 0 | Asynchronous reset. All outputs are disabled; the 193-bit shift <br> register is reset to all Os. <br> The data on the serial DATA IN line is loaded into the serial |
| 0 | 1 | I | Data $^{1}$ | Data ${ }^{1}-193$ | 1 | register. The first bit clocked into the serial register appears at <br> DATA OUT 193 clock cycles later. |
| 0 | 0 | X | X | X | 1 | Switch matrix update. Data in the 193-bit shift register transfers <br> into the parallel latches that control the switch array and sync- <br> tip clamps. |
| 1 | X | X | X | X | 1 | Chip is not selected. No change in logic. |

${ }^{1}$ Datai: serial data.

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}(\mathrm{ADV} 3202), \mathrm{V}_{\mathrm{S}}= \pm 3.3 \mathrm{~V}(\mathrm{ADV} 3203)$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega$.


Figure 5. ADV3202 Small Signal Frequency Response, 200 mV p-p


Figure 6. ADV3202 Large Signal Frequency Response, 2 V p-p


Figure 7. ADV3202 Small Signal Pulse Response, 200 mV p-p


Figure 8. ADV3202 Large Signal Pulse Response, 2 V p-p


Figure 9. ADV3202 Slew Rate


Figure 10. ADV3202 Differential Gain, Carrier Frequency $=3.58 \mathrm{MHz}$, Subcarrier Amplitude $=300 \mathrm{mV}$ p-p

## ADV3202/ADV3203



Figure 11. ADV3202 Differential Phase, Carrier Frequency $=3.58 \mathrm{MHz}$,
Subcarrier Amplitude $=300 \mathrm{mV} p-p$


Figure 12. ADV3203 Small Signal Frequency Response, 200 mV p-p


Figure 13. ADV3203 Large Signal Frequency Response, 2 V p-p


Figure 14. ADV3203 Small Signal Pulse Response, 200 mV p-p


Figure 15. ADV3203 Large Signal Pulse Response, 2 V p-p


Figure 16. ADV3203 Slew Rate


Figure 17. ADV3203 Differential Gain, Carrier Frequency $=3.58 \mathrm{MHz}$,
Subcarrier Amplitude $=300 \mathrm{mV}$ p-p


Figure 18. ADV3203 Differential Phase, Carrier Frequency $=3.58 \mathrm{MHz}$, Subcarrier Amplitude $=300 \mathrm{mV} p-\mathrm{p}$

## ADV3202/ADV3203

## THEORY OF OPERATION

The ADV3202/ADV3203 are single-ended crosspoint arrays with 16 outputs, each of which can be connected to any one of 32 inputs. The 32 switchable input stages are connected to each output buffer to form 32-to-1 multiplexers. There are 16 of these multiplexers, each with its inputs wired in parallel, for a total array of 512 stages forming a multicast-capable crosspoint switch. In addition to connecting to any of the nominal inputs (INxx), each output can also be connected to an associated OSD input through an additional 2-to-1 multiplexer at each output. This 2-to-1 multiplexer switches between the output of the 32-to- 1 multiplexer and the OSD input.


Figure 19. Conceptual Diagram of Single Output Channel, $G=+1$ (ADV3202)
Decoding logic for each output selects one (or none) of the input stages to drive the output stage. The enabled input stage drives the output stage, which is configured as a unity-gain amplifier in the ADV3202 (see Figure 19). In the ADV3203, an internal resistive feedback network and reference buffer provide for a total output stage gain of +2 (see Figure 20). The input voltage to the reference buffer is the VREF pin. This voltage is common for the entire chip and needs to be driven with a low impedance to avoid crosstalk.


Figure 20. Conceptual Diagram of Single Output Channel, $G=+2$ (ADV3203)

Each input to the ADV3202/ADV3203 is buffered by a receiver. The purpose of this receiver is to provide overvoltage protection for the input stages by limiting signal swing. In the ADV3202, the output of the receiver is limited to $\pm 1.2 \mathrm{~V}$ about VREF, while in the ADV3203, the signal swing is limited to $\pm 1.2 \mathrm{~V}$ about midsupply. This receiver is configured as a voltage feedback unity-gain amplifier. Excess loop gain bandwidth product reduces the effect of the closed-loop gain on the bandwidth of the device. In addition to a receiver, each input also has a sync-tip clamp for use in ac-coupled applications. This clamp is either enabled or disabled according to the $193^{\text {rd }}$ serial data bit. When enabled, the clamp forces the lowest video voltage to the voltage on the VCLAMP pin. The VCLAMP pin is common for the entire chip and needs to be driven with a low impedance to avoid crosstalk.


Figure 21. Conceptual Diagram of Sync-Tip Clamp in an AC-Coupled Application

The output stage of the ADV3202/ADV3203 is designed for low differential gain and phase error when driving composite video signals. It also provides slew current for fast pulse response when driving component video signals.
The outputs of the ADV3202/ADV3203 can be disabled to minimize on-chip power dissipation. When disabled, a series of internal amplifiers drive internal nodes such that a wideband high impedance is presented at the disabled output, even while the output bus is under large signal swings. (In the ADV3203, there is $4 \mathrm{k} \Omega$ of resistance terminated to the VREF voltage by the reference buffer). This high impedance allows multiple ICs to be bussed together without additional buffering. Care must be taken to reduce output capacitance, which results in more overshoot and frequency domain peaking. In addition, when the outputs are disabled and driven externally, the voltage applied to them should not exceed the valid output swing range for the ADV3202/ADV3203 to keep these internal amplifiers in their linear range of operation. Applying excess voltage to the disabled outputs can cause damage to the ADV3202/ADV3203 and should be avoided (see the Absolute Maximum Ratings section for guidelines).

## ADV3202/ADV3203

The internal connection of the ADV3202/ADV3203 is controlled by a TTL-compatible logic interface. Serial loading into a first rank of latches preprograms each output. A global update signal moves the programming data into the second rank of latches, simultaneously updating all outputs. A serial out pin allows devices to be daisy chained together for single pin programming of multiple ICs. A power-on reset pin is available to prevent bus conflicts by disabling all outputs.

The ADV3202 can operate on a single +5 V supply, powering both the signal path (with the VPOS/VNEG supply pins) and the control logic interface (with the VDD/DGND supply pins). However, to easily interface to ground referenced video signals, split supply operation is possible with $\pm 2.5 \mathrm{~V}$. (The ADV3203 is intended to operate on $\pm 3.3 \mathrm{~V}$.) In the case of split supplies, a flexible logic interface allows the control logic supplies (VDD/DGND) to be run off $+3.3 \mathrm{~V} / 0 \mathrm{~V}$ to $+5 \mathrm{~V} / 0 \mathrm{~V}$ while the core remains on split supplies.

## ADV3202/ADV3203

## APPLICATIONS INFORMATION

## PROGRAMMING

The ADV3202/ADV3203 are programmed serially through a 193-bit serial word that updates the matrix and the state of the sync-tip clamps each time the part is programmed.

## Serial Programming Description

The serial programming mode uses the CLK, DATA IN, $\overline{\text { UPDATE, }}$ and $\overline{\mathrm{CS}}$ device pins. The first step is to assert a low on $\overline{\mathrm{CS}}$ to select the device for programming. The $\overline{\text { UPDATE }}$ signal should be high during the time that data is shifted into the serial port of the device. Although the data still shifts in when UPDATE is low, the transparent, asynchronous latches allow the shifting data to reach the matrix. This causes the matrix to try to update to every intermediate state as defined by the shifting data.
The data at DATA IN is clocked in at every rising edge of CLK. A total of 193 bits must be shifted in to complete the programming. For each of the 16 outputs, there are five bits (D0 to D4) that determine the source of its input followed by one bit (D5) that determines the enabled state of the output. If D5 is low (output disabled), the five associated bits (D0 to D4) do not matter because no input is switched to that output. These comprise the first 96 bits of DATA IN. The remaining 96 bits of DATA IN should be set to zero. If a string of 96 zeros is not suffixed to the first 96 bits of DATA IN, a certain test mode is employed that can cause the device to draw up to $30 \%$ more current. The last bit, Bit 193, is used to enable or disable the sync-tip clamps. If Bit 193 is low, the sync-tip clamps are disabled; otherwise, they are enabled.

The sync-tip clamp bit is shifted in first, followed by the most significant output address data (OUT15). The enable bit (D5) is shifted in first, followed by the input address (D4 to D0) entered sequentially with D4 first and D0 last. Each remaining output is programmed sequentially, until the least significant output address data is shifted in. At this point, $\overline{\text { UPDATE }}$ can be taken low, which causes the programming of the device according to
the data that was just shifted in. The $\overline{\text { UPDATE }}$ latches are asynchronous and when $\overline{\text { UPDATE }}$ is low, they are transparent.
If more than one ADV3202/ADV3203 device is to be serially programmed in a system, the DATA OUT signal from one device can be connected to the DATA IN of the next device to form a serial chain. All of the $\overline{\mathrm{CLK}}$ and $\overline{\text { UPDATE }}$ pins should be connected in parallel and operated as described previously. The serial data is input to the DATA IN pin of the first device of the chain, and it ripples through to the last. Therefore, the data for the last device in the chain should come at the beginning of the programming sequence. The length of the programming sequence is 193 bits times the number of devices in the chain.

## Reset

When powering up the ADV3200/ADV3201, it is often useful to have the outputs come up in the disabled state. The $\overline{\text { RESET }}$ pin, when taken low, causes all outputs to be disabled. After power-up, the UPDATE pin should be driven high prior to raising $\overline{\text { RESET }}$.
Because the data in the shift register is random after power-up, it should not be used to program the matrix, or the matrix may enter unknown states. To prevent this, do not apply a logic low signal to UPDATE initially after power-up. The shift register should first be loaded with data and UPDATE then taken low to program the device.
The $\overline{\operatorname{RESET}}$ pin has a $25 \mathrm{k} \Omega$ pull-up resistor to DVCC that can be used to create a simple power-on reset circuit. A capacitor from $\overline{\text { RESET }}$ to ground holds $\overline{\text { RESET }}$ low for some time while the rest of the device stabilizes. The low condition causes all the outputs to be disabled. The capacitor then charges through the pull-up resistor to the high state, thus allowing full programming capability of the device.
The $\overline{\mathrm{CS}}$ pin has a $25 \mathrm{k} \Omega$ pull-down resistor to ground.

## OUTLINE DIMENSIONS



Figure 22. 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP]
(SW-176-1)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADV3202ASWZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 176 -Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP] | SW-176-1 |
| ADV3203ASWZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP] | SW-176-1 |

[^0]
## ADV3202/ADV3203

NOTES

## NOTES

## ADV3202/ADV3203

## NOTES


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

