## FEATURES

Single 3 V Supply Operation (2.7 V to 3.6 V)
SNR $=70 \mathrm{dBc}$ to Nyquist at 65 MSPS
SFDR $=85 \mathrm{dBc}$ to Nyquist at 65 MSPS
Low Power: $\mathbf{3 0 0}$ mW at 65 MSPS
Differential Input with 500 MHz Bandwidth
On-Chip Reference and SHA
DNL $= \pm 0.4$ LSB
Flexible Analog Input: 1 V p-p to 2 V p-p Range Offset Binary or Twos Complement Data Format Clock Duty Cycle Stabilizer

## APPLICATIONS

Ultrasound Equipment
IF Sampling in Communications Receivers:
IS-95, CDMA-One, IMT-2000
Battery-Powered Instruments
Hand-Held Scopemeters
Low Cost Digital Oscilloscopes

## PRODUCT DESCRIPTION

The AD9235 is a family of monolithic, single 3 V supply, 12-bit, 20/40/65 MSPS analog-to-digital converters. This family features a high performance sample-and-hold amplifier (SHA) and voltage reference. The AD9235 uses a multistage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 20/40/65 MSPS data rates and guarantee no missing codes over the full operating temperature range.
The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog-to-digital converters, the AD9235 is suitable for applications in communications, imaging, and medical ultrasound.
A single-ended clock input is used to control all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in straight binary or twos complement formats. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.
Fabricated on an advanced CMOS process, the AD9235 is available in a 28 -lead thin shrink small outline package (TSSOP) and a 32-lead chip scale package (LFCSP) and is specified over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

REV. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.


## PRODUCT HIGHLIGHTS

1. The AD9235 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
2. Operating at 65 MSPS, the AD9235 consumes a low 300 mW .
3. The patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation.
4. The AD9235 pinout is similar to the AD9214-65, a 10-bit, 65 MSPS ADC. This allows a simplified upgrade path from 10 bits to 12 bits for 65 MSPS systems.
5. The clock DCS maintains overall ADC performance over a wide range of clock pulsewidths.
6. The OTR output bit indicates when the signal is beyond the selected input range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

## AD9235-SPECIFICATIONS

DC SPECIFICATIONS $\begin{aligned} & (A V D D=3 V \text {, DRVDD }=2.5 \mathrm{~V} \text {, Maximum Sample Rate, } 2 \mathrm{~V} \text { p-p Differential Input, } \\ & 1.0 \mathrm{~V} \text { internal reference }, ~\end{aligned}$
1.0 V internal reference, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)

| Parameter | Temp | Test <br> Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU/BCP-65 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| RESOLUTION | Full | VI | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| ACCURACY <br> No Missing Codes Guaranteed Offset Error Gain Error ${ }^{1}$ Differential Nonlinearity (DNL) ${ }^{2}$ Integral Nonlinearity (INL) ${ }^{2}$ | Full <br> Full <br> Full <br> Full <br> $25^{\circ} \mathrm{C}$ <br> Full <br> $25^{\circ} \mathrm{C}$ | VI <br> VI <br> VI <br> IV <br> I <br> IV <br> I | 12 | $\begin{aligned} & \pm 0.30 \\ & \pm 0.30 \\ & \pm 0.35 \\ & \pm 0.35 \\ & \pm 0.45 \\ & \pm 0.40 \end{aligned}$ | $\begin{aligned} & \pm 1.20 \\ & \pm 2.40 \\ & \pm 0.65 \\ & \\ & \pm 0.80 \end{aligned}$ | 12 | $\begin{aligned} & \pm 0.50 \\ & \pm 0.50 \\ & \pm 0.35 \\ & \pm 0.35 \\ & \pm 0.50 \\ & \pm 0.40 \end{aligned}$ | $\begin{aligned} & \pm 1.20 \\ & \pm 2.50 \\ & \pm 0.75 \\ & \\ & \pm 0.90 \end{aligned}$ | 12 | $\begin{array}{ll}  \pm 0.50 & \pm 1.20 \\ \pm 0.50 & \pm 2.60 \\ \pm 0.40 & \pm 0.80 \\ \pm 0.35 & \\ \pm 0.70 & \pm 1.30 \\ \pm 0.45 & \end{array}$ |  | Bits <br> \% FSR <br> \% FSR <br> LSB <br> LSB <br> LSB <br> LSB |
| TEMPERATURE DRIFT Offset Error Gain Error ${ }^{1}$ | Full <br> Full | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 2 \\ & \pm 12 \end{aligned}$ |  |  | $\begin{aligned} & \pm 2 \\ & \pm 12 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 12 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| INTERNAL VOLTAGE REFERENCE <br> Output Voltage Error (1 V Mode) <br> Load Regulation @ 1.0 mA <br> Output Voltage Error (0.5 V Mode) <br> Load Regulation @ 0.5 mA | Full <br> Full <br> Full <br> Full | $\begin{aligned} & \text { VI } \\ & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 5 \\ & 0.8 \\ & \pm 2.5 \\ & 0.1 \end{aligned}$ | $\pm 35$ |  | $\begin{aligned} & \pm 5 \\ & 0.8 \\ & \pm 2.5 \\ & 0.1 \end{aligned}$ | $\pm 35$ |  | $\begin{aligned} & \pm 5 \\ & 0.8 \\ & \pm 2.5 \\ & 0.1 \end{aligned}$ | $\pm 35$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| ```INPUT REFERRED NOISE VREF = 0.5 V VREF = 1.0 V``` | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.54 \\ & 0.27 \end{aligned}$ |  |  | $\begin{aligned} & 0.54 \\ & 0.27 \end{aligned}$ |  |  | $\begin{aligned} & 0.54 \\ & 0.27 \end{aligned}$ |  | LSB rms |
| ANALOG INPUT <br> Input Span, VREF $=0.5 \mathrm{~V}$ <br> Input Span, VREF $=1.0 \mathrm{~V}$ <br> Input Capacitance ${ }^{3}$ | Full <br> Full <br> Full | $\begin{aligned} & \text { IV } \\ & \text { IV } \\ & \text { V } \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \\ & 7 \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 2 \\ & 7 \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 7 \end{aligned}$ |  | $\begin{aligned} & \text { V p-p } \\ & \text { V p-p } \\ & \text { pF } \end{aligned}$ |
| REFERENCE INPUT RESISTANCE | Full | V |  | 7 |  |  | 7 |  |  | 7 |  | k $\Omega$ |
| POWER SUPPLIES <br> Supply Voltages <br> AVDD <br> DRVDD <br> Supply Current IAVDD ${ }^{2}$ IDRVDD ${ }^{2}$ <br> PSRR | Full <br> Full <br> Full <br> Full <br> Full | $\begin{aligned} & \text { IV } \\ & \text { IV } \\ & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.25 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \\ & 30 \\ & 2 \\ & \pm 0.01 \end{aligned}$ | 3.6 3.6 | 2.7 2.25 | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \\ & 55 \\ & 5 \\ & \pm 0.01 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | 2.7 2.25 | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \\ & 100 \\ & 7 \\ & \pm 0.01 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \% \mathrm{FSR} \end{aligned}$ |
| POWER CONSUMPTION <br> DC Input ${ }^{4}$ <br> Sine Wave Input ${ }^{2}$ <br> Standby Power ${ }^{5}$ | Full <br> Full <br> Full | $\begin{aligned} & \text { V } \\ & \text { VI } \\ & \text { V } \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 95 \\ & 1.0 \end{aligned}$ | 110 |  | $\begin{aligned} & 165 \\ & 180 \\ & 1.0 \end{aligned}$ | 205 |  | $\begin{aligned} & 300 \\ & 320 \\ & 1.0 \end{aligned}$ | 350 | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |

## NOTES

${ }^{1}$ Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.0 V external reference).
${ }^{2}$ Measured at maximum clock rate, $\mathrm{f}_{\mathrm{IN}}=2.4 \mathrm{MHz}$, full-scale sine wave, with approximately 5 pF loading on each output bit.
${ }^{3}$ Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 2 for the equivalent analog input structure.
${ }^{4}$ Measured with dc input at maximum clock rate.
${ }^{5}$ Standby power is measured with a dc input, the CLK pin inactive (i.e., set to AVDD or AGND).
Specifications subject to change without notice.

| $\underline{\text { Parameter }}$ | Temp | Test Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU/BCP-65 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| LOGIC INPUTS |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | Full | IV | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | V |
| Low Level Input Voltage | Full | IV |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| High Level Input Current | Full | IV | -10 |  | +10 | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| Low Level Input Current | Full | IV | -10 |  | +10 | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Capacitance | Full | V |  | 2 |  |  | 2 |  |  | 2 |  | pF |
| LOGIC OUTPUTS* |  |  |  |  |  |  |  |  |  |  |  |  |
| $\text { DRVDD }=3.3 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| High-Level Output Voltage $(\mathrm{IOH}=50 \mu \mathrm{~A})$ | Full | IV | 3.29 |  |  | 3.29 |  |  | 3.29 |  |  | V |
| High-Level Output Voltage $(\mathrm{IOH}=0.5 \mathrm{~mA})$ | Full | IV | 3.25 |  |  | 3.25 |  |  | 3.25 |  |  | V |
| Low-Level Output Voltage $(\mathrm{IOL}=1.6 \mathrm{~mA})$ | Full | IV |  |  | 0.2 |  |  | 0.2 |  |  | 0.2 | V |
| Low-Level Output Voltage $(\mathrm{IOL}=50 \mu \mathrm{~A})$ | Full | IV |  |  | 0.05 |  |  | 0.05 |  |  | 0.05 | V |
| DRVDD $=2.5 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| High-Level Output Voltage ( $\mathrm{IOH}=50 \mu \mathrm{~A}$ ) | Full | IV | 2.49 |  |  | 2.49 |  |  | 2.49 |  |  | V |
| High-Level Output Voltage $(\mathrm{IOH}=0.5 \mathrm{~mA})$ | Full | IV | 2.45 |  |  | 2.45 |  |  | 2.45 |  |  | V |
| Low-Level Output Voltage $(\mathrm{IOL}=1.6 \mathrm{~mA})$ | Full | IV |  |  | 0.2 |  |  | 0.2 |  |  | 0.2 | V |
| Low-Level Output Voltage $(\mathrm{IOL}=50 \mu \mathrm{~A})$ | Full | IV |  |  | 0.05 |  |  | 0.05 |  |  | 0.05 | V |

*Output voltage levels measured with 5 pF load on each output.
Specifications subject to change without notice.

## SWITCHING SPECIFICATIONS

| Parameter | Temp | Test Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU/BCP-65 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| CLOCK INPUT PARAMETERS |  |  | 20 |  | 1 | 40 |  | 1 | 65 |  | 1 | MSPS <br> MSPS <br> ns <br> ns <br> ns |
| Maximum Conversion Rate | Full | VI |  |  |  |  |  |  |  |  |  |  |
| Minimum Conversion Rate | Full | V |  |  |  |  |  |  |  |  |  |  |
| CLK Period | Full | V | 50.0 |  |  | 25.0 |  |  | 15.4 |  |  |  |
| CLK Pulsewidth High ${ }^{1}$ | Full | V | 15.0 |  |  | 8.8 |  |  | 6.2 |  |  |  |
| CLK Pulsewidth Low ${ }^{1}$ | Full | V | 15.0 |  |  | 8.8 |  |  | 6.2 |  |  |  |
| DATA OUTPUT PARAMETERS |  |  |  |  |  |  |  |  |  |  |  |  |
| Output Delay ${ }^{2}$ (tpd) | Full | V |  | 3.5 |  |  | 3.5 |  |  | 3.5 |  | ns |
| Pipeline Delay (Latency) | Full | V |  | 7 |  |  | 7 |  |  | 7 |  | Cycles |
| Aperture Delay ( $\mathrm{t}_{\mathrm{A}}$ ) | Full | V |  | 1.0 |  |  | 1.0 |  |  | 1.0 |  |  |
| Aperture Uncertainty Jitter ( $\mathrm{t}_{\mathrm{J}}$ ) | Full | V |  | 0.5 |  |  | 0.5 |  |  | 0.5 |  | ps rms |
| Wake-Up Time ${ }^{3}$ | Full | V |  | 3.0 |  |  | 3.0 |  |  | 3.0 |  | ms |
| OUT-OF-RANGE RECOVERY TIME | Full | V |  | 1 |  |  | 1 |  |  | 2 |  | Cycles |

## NOTES

${ }^{1}$ For the AD9235-65 model only, with duty cycle stabilizer enabled. DCS function not applicable for -20 and -40 models.
${ }^{2}$ Output delay is measured from CLK $50 \%$ transition to DATA $50 \%$ transition, with 5 pF load on each output.
${ }^{3}$ Wake-up time is dependent on value of decoupling capacitors; typical values shown with $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ capacitors on REFT and REFB.
Specifications subject to change without notice.


Figure 1. Timing Diagram

## AD9235-SPECIFICATIONS

(AVDD $=3$ V, DRVDD $=2.5 \mathrm{~V}$, Maximum Sample Rate, 2 V p-p Differential Input, AIN $=-0.5 \mathrm{dBFS}$,
AC SPECIFICATIONS 1.0 V internal reference, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAx }}$, unless otherwise noted.)

| Parameter | Temp | Test <br> Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU/BCP-65 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SIGNAL-TO-NOISE RATIO |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{INPUT}}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 70.8 |  |  | 70.6 |  |  | 70.5 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=9.7 \mathrm{MHz}$ | Full | IV | 70.0 | 70.4 |  |  |  |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 70.6 |  |  |  |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | IV |  |  |  | 69.9 | 70.3 |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  | 70.4 |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | IV |  |  |  |  |  |  | 68.7 | 69.7 |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  |  |  |  | 70.1 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 68.7 |  |  | 68.5 |  |  | 68.3 |  | dBc |
| SIGNAL-TO-NOISE RATIO |  |  |  |  |  |  |  |  |  |  |  |  |
| AND DISTORTION |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {INPUT }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 70.6 |  |  | 70.5 |  |  | 70.4 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=9.7 \mathrm{MHz}$ | Full | IV | 69.9 | 70.3 |  |  |  |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 70.5 |  |  |  |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | IV |  |  |  | 69.7 | 70.2 |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  | 70.3 |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | IV |  |  |  |  |  |  | 68.3 | 69.5 |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  |  |  |  | 69.9 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 68.6 |  |  | 68.3 |  |  | 67.8 |  | dBc |
| TOTAL HARMONIC |  |  |  |  |  |  |  |  |  |  |  |  |
| DISTORTION |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {INPUT }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | -88.0 |  |  | -89.0 |  |  | -87.5 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=9.7 \mathrm{MHz}$ | Full | IV |  | -86.0 | -79.0 |  |  |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | -87.4 |  |  |  |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | IV |  |  |  |  | -85.5 | -79.0 |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  | -86.0 |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | IV |  |  |  |  |  |  |  | -81.8 | -74.0 | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  |  |  |  | -82.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | -84.0 |  |  | -82.5 |  |  | -78.0 |  | dBc |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| (Second or Third) |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{INPUT}}=9.7 \mathrm{MHz}$ | Full | IV |  | -90.0 | -80.0 |  |  |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | IV |  |  |  |  | -90.0 | -80.0 |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | IV |  |  |  |  |  |  |  | -83.5 | -74.0 | dBc |
| SPURIOUS FREE DYNAMIC |  |  |  |  |  |  |  |  |  |  |  |  |
| RANGE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {INPUT }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 92.0 |  |  | 92.0 |  |  | 92.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=9.7 \mathrm{MHz}$ | Full | IV | 80.0 | 88.5 |  |  |  |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 91.0 |  |  |  |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | IV |  |  |  | 80.0 | 89.0 |  |  |  |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  | 90.0 |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | IV |  |  |  |  |  |  | 74.0 | 83.0 |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  |  |  |  |  |  |  | 85.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 84.0 |  |  | 85.0 |  |  | 80.5 |  | dBc |

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| Pin Name | With <br> Respect to | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| ELECTRICAL |  |  |  |  |
| AVDD | AGND | -0.3 | +3.9 | V |
| DRVDD | DGND | -0.3 | +3.9 | V |
| AGND | DGND | -0.3 | +0.3 | V |
| AVDD | DRVDD | -3.9 | +3.9 | V |
| Digital Outputs | DGND | -0.3 | DRVDD + 0.3 | V |
| CLK, MODE | AGND | -0.3 | AVDD + 0.3 | V |
| VIN+, VIN- | AGND | -0.3 | AVDD + 0.3 | V |
| VREF | AGND | -0.3 | AVDD + 0.3 | V |
| SENSE | AGND | -0.3 | AVDD + 0.3 | V |
| REFB, REFT | AGND | -0.3 | AVDD + 0.3 | V |
| PDWN | AGND | -0.3 | AVDD + 0.3 | V |
| ENVIRONMENTAL |  |  |  |  |
| Operating Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Lead Temperature (10 sec) | -65 | 300 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 |  |  |  |

NOTES
${ }^{1}$ Absolute maximum ratings are limiting values to be applied individually and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
${ }^{2}$ Typical thermal impedances (28-lead TSSOP), $\theta_{\mathrm{JA}}=67.7^{\circ} \mathrm{C} / \mathrm{W}$; (32-lead LFCSP), $\theta_{\mathrm{JA}}=32.5^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=32.71^{\circ} \mathrm{C} / \mathrm{W}$. These measurements were taken on a 4-layer board in still air, in accordance with EIA/JESD51-1.

## EXPLANATION OF TEST LEVELS

I $100 \%$ production tested.
II $100 \%$ production tested at $25^{\circ} \mathrm{C}$ and sample tested at specified temperatures.
III Sample tested only.
IV Parameter is guaranteed by design and characterization testing.
V Parameter is a typical value only.
VI $100 \%$ production tested at $25^{\circ} \mathrm{C}$; guaranteed by design and characterization testing for industrial temperature range; $100 \%$ production tested at temperature extremes for military devices.

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9235BRU-20 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD9235BRU-40 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD9235BRU-65 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP) | RU-28 |
| AD9235BCP-20* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP) (Contact Factory) | CP-32 |
| AD9235BCP-40* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP) (Contact Factory) | CP-32 |
| AD9235BCP-65** | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package (LFCSP) | CP-32 |
| AD9235-20PCB |  | TSSOP Evaluation Board |  |
| AD9235-40PCB |  | TSSOP Evaluation Board |  |
| AD9235-65PCB | TSSOP Evaluation Board |  |  |
| AD9235BCP-20EB | LFCSP Evaluation Board (Contact Factory) |  |  |
| AD9235BCP-40EB | LFCSP Evaluation Board (Contact Factory) |  |  |
| AD9235BCP-65EB |  |  |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9235 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are

