

# 8Kx8 Power-Switched and Reprogrammable PROM

#### **Features**

- CMOS for optimum speed/power
- · Windowed for reprogrammability
- · High speed
  - 20 ns (Commercial)
- · Low power
  - 660 mW (Commercial)
- · Super low standby power
  - Less than 85 mW when deselected
- EPROM technology 100% programmable
- 5V ±10% V<sub>CC</sub>, commercial and military
- TTL-compatible I/O
- Direct replacement for 27C64 EPROMs


#### **Functional Description**

The CY7C266 is a high-performance 8192-word by 8-bit CMOS PROM. When deselected, the CY7C266 automatically

powers down into a low-power standby mode. It is packaged in a 600-mil-wide package. The reprogrammable packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C266 is a plug-in replacement for EPROM devices. The EPROM cell requires only 12.5V for the super voltage and low-current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on  $\overline{OE}$  and  $\overline{CE}$ . The contents of the memory location addressed by the address lines ( $A_0$  through  $A_{12}$ ) will become available on the output lines ( $O_0$  through  $O_7$ ).



Cypress Semiconductor Corporation
Document #: 38-04005 Rev. \*C

- 198 Champion Court
- San Jose, CA 95134-1709
- 408-943-2600

Revised August 16, 2006

Downloaded from Arrow.com. [+] Feedback



#### **Selection Guide**

		7C266-20	7C266-25	7C266-45	Unit
Maximum Access Time		20	25	45	ns
Maximum Operating Current	Commercial	120	120	100	mA
Maximum Standby Current	Commercial	15	15	15	mA

## Maximum Ratings[1]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential DC Voltage Applied to Outputs 

DC Program Voltage	13.0V
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-Up Current	> 200 mA
UV Exposure	7258 Wsec/cm <sup>2</sup>

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

## Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions		7C2	66-20	7C26	66-25	Unit
Parameter	Description	lest Conditions		Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.,	Com'l	2.4		2.4		V
		$I_{OH} = -2.0 \text{ mA}$				2.4		
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	Com'l		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		•	2.0		2.0		V
V <sub>IL</sub>	Input LOW Voltage				0.8		0.8	V
I <sub>IX</sub>	Input Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	-10	+10	μΑ
V <sub>CD</sub>	Input Diode Clamp Voltage				No	te 3		
l <sub>OZ</sub>	Output Leakage Current	V <sub>OL</sub> ≤ V <sub>OUT</sub> ≤ V <sub>OH</sub> , Output Disabled		-40	+40	-40	+40	μА
I <sub>OS</sub>	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-20	-90	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	$V_{CC} = Max., V_{IN} = 2.0V,$ $I_{OUT} = 0 \text{ mA}$	Com'l		120		120	mA
I <sub>SB</sub>	Standby Supply Current	Chip Enable Inactive, CE ≥ V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA	Com'l		15		15	mA

#### Notes

- The voltage on any input or I/O pin cannot exceed the power pin during power-up.
   See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Document #: 38-04005 Rev. \*C Page 2 of 12



## **Electrical Characteristics** Over the Operating Range<sup>[2]</sup> (continued)

Parameter	Description	Test Conditions		7C26	6-45	Unit
rarameter	Description	lest Conditions		Min.	Max.	Offic
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0		V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IX</sub>	Input Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	mA
$V_{CD}$	Input Diode Clamp Voltage		Note 3			
I <sub>OZ</sub>	Output Leakage Current	V <sub>OL</sub> ≤ V <sub>OUT</sub> ≤ V <sub>OH</sub> , Output Disabled		-10	+10	mA
I <sub>OS</sub>	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-20	-90	mA
I <sub>CC</sub>	Power Supply Current	$V_{CC} = Max., V_{IN} = 2.0V,$ $I_{OUT} = 0 \text{ mA}$	Com'l		100	mA
I <sub>SB</sub>	Standby Supply Current	$\frac{\text{Chip}}{\text{CE}} \text{ Enable Inactive,} \\ \frac{\text{CE}}{\text{DUT}} = 0 \text{ mA}$	Com'l		15	mA

## Capacitance<sup>[2]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF


Document #: 38-04005 Rev. \*C Page 3 of 12



#### **AC Test Loads and Waveforms**

#### Test Load for -20 through -25 speeds






#### (a) Normal Load

(b) High Z Load

Equivalent to: THÉ VENIN EQUIVALENT

#### Test Load for -35 through -45 speeds



#### (c) Normal Load

(d) High Z Load

Equivalent to: THÉ VENIN EQUIVALENT

## Switching Characteristics Over the Operating Range<sup>[2]</sup>

Parameter	Description	7C2	66-20	7C2	66-25	7C26	66-45	Unit
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>AA</sub>	Address to Output Valid		20		25		45	ns
t <sub>HZCE</sub>	Chip Enable Inactive to High Z		25		30		45	ns
t <sub>HZOE</sub>	Output Enable Inactive to High Z		12		12		20	ns
t <sub>AOE</sub>	Output Enable Active to Output Valid		12		12		20	ns
t <sub>ACE</sub>	Chip Enable Active to Output Valid		25		30		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>PU</sub>	Chip Enable Active to Power-up		25		30		45	ns
t <sub>PD</sub>	Chip Enable Inactive to Power-down		25		30		45	ns

Document #: 38-04005 Rev. \*C Page 4 of 12



#### **Erasure Characteristics**

Wavelengths of light less than 4000 angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm<sup>2</sup>. For an ultraviolet lamp with a 12 mW/cm<sup>2</sup> power rating, the exposure time would be approximately 35 minutes. The CY7C266 needs to be within 1 inch of the lamp during erasure. Permanent damage may

result if the EPROM is exposed to high-intensity UV light for an extended period of time.

7258 Wsec/cm2 is the recommended maximum dosage.


#### **Programming Modes**

Programming support is available from Cypress as well as from a number of third party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

**Table 1. Mode Selection** 

					Pin F	unction <sup>[4</sup>	, 5]		
Mode	Normal Operation	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	A <sub>12</sub>	CE	OE	D <sub>7</sub> –D <sub>0</sub>
	Program	VFY	PGM	LAT	NA	NA	CE	V <sub>PP</sub>	D <sub>7</sub> D <sub>0</sub>
Read		A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	A <sub>12</sub>	V <sub>IL</sub>	V <sub>IL</sub>	O <sub>7</sub> -O <sub>0</sub>
Standby	,	Х	Х	Х	Х	Х	V <sub>IH</sub>	Х	Three-Stated
Output [	Disable	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	A <sub>12</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Three-Stated
Program	າ	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	$V_{ILP}$	$V_{ILP}$	$V_{ILP}$	$V_{PP}$	D <sub>7</sub> D <sub>0</sub>
Program	n Verify	$V_{ILP}$	V <sub>IHP</sub>	$V_{ILP}$	$V_{ILP}$	V <sub>ILP</sub>	V <sub>ILP</sub>	$V_{PP}$	O <sub>7</sub> -O <sub>0</sub>
Program	n Inhibit	V <sub>IHP</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	$V_{ILP}$	V <sub>ILP</sub>	V <sub>ILP</sub>	$V_{PP}$	Three-Stated
Blank C	heck	$V_{ILP}$	V <sub>IHP</sub>	$V_{ILP}$	$V_{ILP}$	$V_{ILP}$	$V_{ILP}$	$V_{PP}$	O <sub>7</sub> -O <sub>0</sub>

**Figure 1. Programming Pinout** 



#### Notes


- X = "don't care" but must not exceed V<sub>CC</sub> + 5%.
- 5. Address  $A_8$ – $A_{12}$  must be latched through lines  $A_0$ – $A_4$  in Programming modes.


Document #: 38-04005 Rev. \*C Page 5 of 12


Downloaded from Arrow.com. [+] Feedback





## **Typical DC and AC Characteristics**




















Document #: 38-04005 Rev. \*C Page 6 of 12




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C266-20JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C266-20WC	W16	28-Lead (600-Mil) Windowed CerDIP	

## **Package Diagrams**

Figure 2. 28-Lead(600-Mil) CerDIP D16


## MIL-STD-1835 D-10 Config. A



Document #: 38-04005 Rev. \*C Page 7 of 12




Figure 3. 32-Pin Rectangular Leadless Chip Carrier L55



Document #: 38-04005 Rev. \*C Page 8 of 12



Figure 4. 28LD(600 MIL) PDIP Package Outline




Document #: 38-04005 Rev. \*C Page 9 of 12



## Figure 5. 32-Pin Windowed Rectangular Leadless Chip Carrier Q55


### MIL-STD-1835 C-12



Document #: 38-04005 Rev. \*C Page 10 of 12



#### Figure 6. 28-Lead (600-Mil) Windowed CerDIP W16



All product and company names mentioned in this document may be the trademarks of their respective holders.

Page 11 of 12

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Downloaded from Arrow.com. [+] Feedback



## **Document History Page**

Document Title: CY7C266 8K x 8 Power Switched and Reprogrammable PROM Document Number: 38-04005							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	113861	03/08/02	DSG	Changed from Spec number: 38-00086 to 38-04005			
*A	118897	10/09/02	GBI	Updated ordering information			
*B	122246	12/27/02	RBI	Added power up requirements to Operating Conditions Information			
*C	499538	See ECN	PCI	Updated ordering information			

Document #: 38-04005 Rev. \*C Page 12 of 12