## feATURES

- High Efficiency: Up to 95\%
- $\mathrm{V}_{\text {IN }}$ Range: 2.5 V to 5.5 V
- High Frequency Operation: Up to 4MHz
- Selectable Low Ripple (Typical 25mV ${ }_{p-p}$ ) Burst Mode ${ }^{\oplus}$ Operation: $I_{0}=40 \mu \mathrm{~A}$
- Stable with Ceramic Capacitors
- Uses Tiny Capacitors and Inductor
- Low RDS(ON) Internal Switches: $0.15 \Omega$
- Current Mode Operation for Excellent Line and Load Transient Response
- Short-Circuit Protected
- Low Dropout Operation: 100\% Duty Cycle
- Low Shutdown Current: $\mathrm{I}_{\mathrm{O}} \leq 1 \mu \mathrm{~A}$
- Output Voltages from 0.6 V to 5 V
- Synchronizable to External Clock
- Supports Pre-Biased Outputs
- Small 10-Lead ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN or MSOP Package


## APPLICATIONS

- Notebook Computers
- Digital Cameras
- Cellular Phones
- Handheld Instruments
- Board Mounted Power Supplies


## DESCRIPTIOn

The LTC ${ }^{\circledR} 356$ is a constant frequency, synchronous step-down DC/DC converter. Intended for medium power applications, it operates from a 2.5 V to 5.5 V input voltage range and has a user-configurable operating frequency up to 4 MHz , allowing the use of tiny, low cost capacitors and inductors 1 mm or less in height. The output voltage is adjustable from 0.6 V to 5.5 V . Internal synchronous power switches provide high efficiency. The LTC3565's current mode architecture and external compensation allow the transient response to be optimized over a wide range of loads and output capacitors.

The LTC3565 can be configured for automatic power saving Burst Mode operation ( $l_{Q}=40 \mu \mathrm{~A}$ ) to reduce gate charge losses when the load current drops below the level required for continuous operation. For reduced noise and RF interference, the SYNC/MODE pin can be configured to skip pulses or provide forced continuous operation.

To further maximize battery life, the P-channel MOSFET is turned on continuously in dropout ( $100 \%$ duty cycle). In shutdown, the device draws $<1 \mu \mathrm{~A}$.
$\boldsymbol{\Sigma T}$, LT, LTC, LTM, Linear Technology the Linear logo, Burst Mode and OPTI-LOOP are registered trademarks of Linear Technology Corporation. Hot Swap and ThinSOT are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 6580258, 6498466, 6611131.

## TYPICAL APPLICATION

Step-Down 2.5V/1.25A Regulator


Efficiency and Power Loss vs Output Current


## ABSOLUTE MAXIMUM RATINGS (Note 1)




## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3565EDD\#PBF | LTC3565EDD\#TRPBF | LDNR | 10 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3565IDD\#PBF | LTC3565IDD\#TRPBF | LDNR | 10 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3565EMSE\#PBF | LTC3565EMSE\#TRPBF | LTDVJ | 10 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3565IMSE\#PBF | LTC3565IMSE\#TRPBF | LTDVJ | 10 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECARMPLCHARACTERSTGS The • denotes the specifications which apply over the full operating

 junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=125 \mathrm{k}$ unless otherwise specified. (Note 2)| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {IN }}$ | Operating Voltage Range |  | 2.5 | 5.5 | V |  |
| $I_{\text {FB }}$ | Feedback Pin Input Current | (Note 3) |  | 50 | nA |  |
| $\mathrm{V}_{\text {FB }}$ | Feedback Voltage | (Note 3) | 0.588 | 0.6 | 0.612 | V |
| $\Delta V_{\text {LINEREG }}$ | Reference Voltage Line Regulation | $V_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V |  | 0.04 | 0.2 | $\% / \mathrm{V}$ |
| $\Delta V_{\text {LOADREG }}$ | Output Voltage Load Regulation | ITH $=0.55 \mathrm{~V}$ to 0.9 V | $\bullet$ | 0.02 | 0.2 | $\%$ |
| $g_{\text {m(EA) }}$ | Error Amplifier Transconductance | ITH Pin Load $= \pm 5 \mu \mathrm{~A}$ (Note 3) |  | 300 | $\mu \mathrm{~S}$ |  |

## ELECTRICAL CHARACTERISTICS <br> The - denotes the specifications which apply over the full operating

 junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=125 \mathrm{k}$ unless otherwise specified. (Note 2)| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IS | Input DC Supply Current (Note 4) <br> Active Mode <br> Sleep Mode Shutdown | $\mathrm{V}_{\text {SYNC/MODE }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.55 \mathrm{~V}$ <br> $\mathrm{V}_{\text {SYNC/MODE }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=0.8 \mathrm{~V}$ <br> $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}$ |  |  | $\begin{gathered} 330 \\ 40 \\ 0.1 \end{gathered}$ | $\begin{gathered} 450 \\ 60 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $R T=125 \mathrm{k}$ <br> (Note 7) |  | 1.3 | 1.5 | $\begin{gathered} 1.7 \\ 4 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{f}_{\text {SYNC }}$ | Synchronization Frequency | (Note 7) |  | 0.4 |  | 4 | MHz |
| LIIM | Peak Switch Current Limit | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=0.5 \mathrm{~V}$ |  | 1.5 | 2.1 | 2.5 | A |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Top Switch On-Resistance | MSE Package DD Package (Note 6) |  |  | $\begin{aligned} & 0.15 \\ & 0.15 \end{aligned}$ | 0.2 | $\Omega$ $\Omega$ |
|  | Bottom Switch On-Resistance | MSE Package DD Package (Note 6) |  |  | $\begin{aligned} & \hline 0.13 \\ & 0.13 \end{aligned}$ | 0.18 | $\Omega$ $\Omega$ |
| ISW(LKG) | Switch Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=0 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {RUN }}$ | RUN Threshold |  | $\bullet$ | 0.3 | 0.8 | 1.5 | V |
| IRUN | RUN Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| VUVLO | Undervoltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ Ramping Down |  |  | 1.9 | 2.2 | V |
| PGOOD | Power Good Threshold | $V_{\text {FB }}$ Ramping Up from 0.45 V to 0.6 V <br> $V_{\text {FB }}$ Ramping Down from 0.69V to 0.6 V |  |  | $\begin{gathered} \hline-7 \\ 7 \end{gathered}$ |  | \% |
| RPGOOD | Power Good Pull-Down On-Resistance |  |  |  | 15 | 20 | $\Omega$ |
| PGOOD Blanking |  | $\begin{aligned} & \mathrm{V}_{\text {FB }} \text { Step from } 0 \mathrm{~V} \text { to } 0.6 \mathrm{~V} \\ & \mathrm{~V}_{\text {FB }} \text { Step from } 0.6 \mathrm{~V} \text { to } 0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 40 \\ 105 \\ \hline \end{gathered}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {SYNC-MODE }}$ | Pulse Skip Force Continuous Burst | $\begin{aligned} & V_{\text {IN }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{\text {IN }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 1.2 \\ \mathrm{~V}_{\text {IN }}-0.6 \\ \hline \end{gathered}$ |  | $\begin{gathered} 0.6 \\ V_{\text {IN }}-1.1 \end{gathered}$ | V V V |
| $\mathrm{t}_{\text {SOFT-START }}$ |  | 10\% to 90\% of Regulation |  | 0.6 | 0.9 | 1.2 | ms |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3565 is tested under pulsed load conditions such that $T_{J} \approx T_{A}$. The LTC3565E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3565I is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.
Note 3: The LTC3565 is tested in a feedback loop which servos $V_{\text {FB }}$ to the midpoint for the error amplifier ( $\mathrm{V}_{\text {ITH }}=0.7 \mathrm{~V}$ ).

Note 4: Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.
Note 5: $T_{J}$ is calculated from the ambient $T_{A}$ and power dissipation $P_{D}$ according to the following formulas:

$$
\text { LTC3565EDD: } T_{J}=T_{A}+\left(P_{D} \bullet 43^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

LTC3565EMSE: $T_{J}=T_{A}+\left(P_{D} \bullet 40^{\circ} \mathrm{C} / \mathrm{W}\right)$
Note 6: Switch on-resistance is guaranteed by correlation to wafer level measurements and assured by design characterization and correlation with statistical process controls.
Note 7: 4MHz operation is guaranteed by design but not production tested and is subject to duty cycle limitations (see Applications Information).
Note 8: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## LTC3565

## TYPICAL PERFORMANCE CHARACTERISTICS <br> $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{f}_{0}=1 \mathrm{MHz}$, unless <br> otherwise noted.



3565 G01


3565 G04

Line Regulation


Efficiency vs Output Current


3565 G02

## Efficiency vs Frequency



3565 G05

Reference Voltage vs Temperature


3565 G08

Efficiency vs Output Current


3565 G03
Load Regulation


3565 G06
Frequency Variation vs Temperature


otherwise noted.
Frequency Variation vs Input

Voltage


Dynamic Supply Current vs Input Voltage


3565 G13


Dynamic Supply Current vs Temperature



Switch Leakage vs Input Voltage


Switch Leakage vs Temperature


Burst Mode Operation


$$
\begin{aligned}
& \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \\
& \mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA}
\end{aligned}
$$

Pulse Skipping Mode


[^0]
## LTC3565

 otherwise noted.



Start-Up from Shutdown

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
LLOAD $=1.25 \mathrm{~A}$
Burst Mode OPERATION

Start-Up from Shutdown with a Prebiased Output (Forced Continuous Mode)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$
PREBIASED $V_{\text {OUT }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$
$I_{\text {LOAD }}=0 \mathrm{~A}$


[^1]Burst Mode OPERATION

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
$\mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}$ to 1.25 A
Burst Mode OPERATION


$$
\begin{aligned}
& V_{\text {IN }}=3.6 \mathrm{~V} \\
& V_{\text {OUT }}=1.8 \mathrm{~V} \\
& \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}
\end{aligned}
$$


$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
$I_{\text {LOAD }}=50 \mathrm{~mA}$ to 1.25 A
Burst Mode OPERATION

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
$I_{\text {LOAD }}=0 \mathrm{~A}$

## PIn fUnCTIOnS

RT (Pin 1): Timing Resistor Pin. The oscillator frequency is programmed by connecting a resistor from this pin to ground.

RUN (Pin 2): Converter Enable Pin. Forcing this pin above 1.5 V enables this part, while forcing it below 0.3 V causes the device to shut down. In shutdown, the device draws $<1 \mu A$ supply current. This pin must be driven; do not float.
SYNC/MODE (Pin 3): Combination Mode Selection and Oscillator Synchronization Pin. This pin controls the operation of the device. When tied to SV IN or GND, Burst Mode operation or pulse skipping mode is selected, respectively. If this pin is held at half of $S V_{I N}$, the forced continuous mode is selected. The oscillation frequency can be synchronized to an external oscillator applied to this pin. When synchronized to an external clock, pulse skip mode is selected.

SW (Pin 4): The Switch Node Connection to the Inductor. This pin swings from $\mathrm{PV}_{\text {IN }}$ to GND.

GND (Pin 5, Exposed Pad Pin 11): Main Power Ground Pin. Connect to the (-) terminal of $\mathrm{C}_{0 \mathrm{ut}}$, and (-) terminal of $\mathrm{C}_{\mathrm{IN}}$. The exposed pad must be soldered to electrical ground on the PCB.
PV IN (Pin 6): Main Supply Pin. Must be closely decoupled to GND.

SVIN (Pin 7): The Signal Power Pin. All active circuitry is powered from this pin. Must be closely decoupled to GND. $S V_{\text {IN }}$ must be greater than or equal to $\mathrm{PV}_{\text {IN }}$.
PGOOD (Pin 8): The Power Good Pin. This common drain logic output is pulled to GND when the output voltage is not within $\pm 7 \%$ of regulation.
$V_{\text {FB }}$ (Pin 9): Receives the feedback voltage from the external resistive divider across the output. Nominal voltage for this pin is 0.6 V .

ITH (Pin 10): Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is 0.4 V to 1.4 V .

| PIN | NAME | DESCRIPTION | NOMINAL (V) |  |  | ABSOLUTE MAX (V) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |
| 1 | RT | Timing Resistor | -0.3 | 0.4 | SVIN | -0.3 | SV $\mathrm{IN}^{\text {a }}+0.3$ |
| 2 | RUN | Enable Pin | -0.3 |  | SV ${ }_{\text {IN }}$ | -0.3 | SVIN |
| 3 | SYNC/MODE | Mode Select/Synchronization Pin | 0 |  | SVIN | -0.3 | SV $\mathrm{IN}^{\text {+ }}+0.3$ |
| 4 | SW | Switch Node | 0 |  | PV IN | -0.3 | $P V_{\text {IN }}+0.3$ |
| 5 | GND | Main Power Ground |  | 0 |  |  |  |
| 6 | $\mathrm{P} \mathrm{V}_{\text {IN }}$ | Main Power Supply | -0.3 |  | 5.5 | -0.3 | 6 |
| 7 | SVIN | Signal Power Supply | 2.5 |  | 5.5 | -0.3 | 6 |
| 8 | PGOOD | Power Good Pin | 0 |  | SVIN | -0.3 | SV $\mathrm{IN}^{\text {+ }}+0.3$ |
| 9 | $V_{\text {FB }}$ | Output Feedback Pin | 0 | 0.8 | 1.0 | -0.3 | SV $\mathrm{IN}^{\text {+ }}+0.3$ |
| 10 | ITH | Error Amplifier Compensation | 0 |  | 1.5 | -0.3 | SV $\mathrm{IN}+0.3$ |

## LTC3565

## BLOCK DIAGRAM



## OPERATION

The LTC3565 uses a constant frequency, current mode architecture. The operating frequency is determined by the value of the $R_{T}$ resistor or can be synchronized to an external oscillator. To suit a variety of applications, the selectable MODE pin allows the user to trade-off noise for efficiency.
The output voltage is set by an external divider returned to the $\mathrm{V}_{\text {FB }}$ pin. An error amplifier compares the divided output voltage with the reference voltage of 0.6 V and adjusts the peak inductor current accordingly. Overvoltage and undervoltage comparators will pull the PGOOD output low if the output voltage is not within $\pm 7 \%$ of its regulated value. A tripping delay of $40 \mu \mathrm{~s}$ and untripping delay of $105 \mu \mathrm{~s}$ ensures PGOOD will not glitch due to transient spikes on $V_{\text {OUT. }}$

## Main Control Loop

During normal operation, the top power switch (P-channel MOSFET) is turned on at the beginning of a clock cycle. Current flows through this switch into the inductor and the load, increasing until the peak inductor current reaches the limit set by the voltage on the ITH pin. Then, the top switch is turned off, the bottom switch is turned on, and the energy stored in the inductor forces the current to flow through the bottom switch and the inductor out into the load until the next clock cycle.
The peak inductor current is controlled by the voltage on the ITH pin, which is the output of the error amplifier. The output is developed by the error amplifier comparing the feedback voltage, $\mathrm{V}_{\mathrm{FB}}$, to the 0.6 V reference voltage. When the load current increases, the output voltage and $V_{F B}$ decrease slightly. This decrease in $V_{F B}$ causes the error amplifier to increase the ITH voltage until the average inductor current matches the new load current.

The main control loop is shut down by grounding the RUN pin, resetting the internal soft-start. Re-enabling the main control loop by pulling RUN high activates the internal soft-start, which slowly ramps the output voltage over approximately 0.9 ms until it reaches regulation.

## Low Current Operation

Three modes are available to control the operation of the LTC3565 at low currents. All three modes automatically
switch from continuous operation to the selected mode when the load current is low.

To optimize efficiency, the Burst Mode operation can be selected. When the load is relatively light, the LTC3565 automatically switches into Burst Mode operation in which the PMOS switch operates intermittently based on load demand. By running cycles periodically, the switching losses which are dominated by the gate charge losses of the power MOSFETs are minimized. The main control loop is interrupted when the output voltage reaches the desired regulated value. The burst comparator trips when ITH is below approximately 0.5 V , shutting off the switch and reducing the power. The output capacitor and the inductor supply the power to the load until ITH rises above approximately 0.5 V , turning on the switch and the main control loop which starts another cycle.

For lower output voltage ripple at low currents, pulse skipping mode can be used. In this mode, the LTC3565 continues to switch at a constant frequency down to very low currents, where it will eventually begin skipping pulses.

Finally, in forced continuous mode, the inductor current is constantly cycled which creates a fixed output voltage ripple at all output current levels. This feature is desirable in telecommunications since the noise is at a constant frequency and is thus easy to filter out. Another advantage of this mode is that the regulator is capable of both sourcing current into a load and sinking current from the output.

## Dropout Operation

When the input supply voltage decreases toward the output voltage, the duty cycle increases to $100 \%$ which is the dropout condition. In dropout, the PMOS switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor.

## Low Supply Operation

The LTC3565 incorporates an undervoltage lockout circuit which shuts down the part when the input voltage drops below about 1.9 V to prevent unstable operation.

## APPLICATIONS InFORMATION

A general LTC3565 application circuit is shown in Figure 4. External component selection is driven by the load requirement, and begins with the selection of the inductor L1. Once L1 is chosen, $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {OUT }}$ can be selected.

## Operating Frequency

Selection of the operating frequency is a trade-off between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge losses but requires larger inductance values and/or capacitance to maintain low output ripple voltage.

The operating frequency, $\mathrm{f}_{0}$, of the LTC3565 is determined by an external resistor that is connected between the RT pin and ground. The value of the resistor sets the ramp current that is used to charge and discharge an internal timing capacitor within the oscillator and can be calculated by using the following equation:

$$
\mathrm{R}_{\mathrm{T}}=1.21 \times 10^{6}\left(\mathrm{f}_{0}\right)^{-1.2674}(\mathrm{k} \Omega)
$$

where $R_{T}$ is in $k \Omega$ and $f_{0}$ is in $k H z$ or can be selected using Figure 1.

The maximum usable operating frequency is limited by the minimum on-time and the duty cycle. This can be calculated as:

$$
f_{0(\operatorname{MAX})} \approx 6.67 \cdot \frac{V_{0 U T}}{V_{\text {IN(MAX })}}(\mathrm{MHz})
$$

The minimum frequency is limited by leakage and noise coupling due to the large resistance of $\mathrm{R}_{\mathrm{T}}$.

## Inductor Selection

The operating frequency, $f_{0}$, has a direct effect on the inductor value, which in turn influences the inductor ripple current, $\Delta L_{\mathrm{L}}$ :

$$
\Delta I_{L}=\frac{V_{O U T}}{f_{0} \cdot L} \cdot\left(1-\frac{V_{O U T}}{V_{I N}}\right)
$$

The inductor ripple current decreases with larger inductance or frequency, and increases with higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$. Accepting larger values of $\Delta \mathrm{I}_{\mathrm{L}}$ allows the use of lower
inductances, but results in higher output ripple voltage, greater core loss and lower output capability.

A reasonable starting point for setting ripple current is $\Delta \mathrm{I}_{\mathrm{L}}=0.4 \cdot \mathrm{I}_{\text {OUT(MAX) }}$, where $\mathrm{I}_{\text {OUT(MAX) }}$ is 1.25 A . The largest ripple current $\Delta L_{\text {L }}$ occurs at the maximum input voltage. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$
L=\frac{V_{\text {OUT }}}{f_{0} \cdot \Delta \mathrm{I}_{\mathrm{L}}} \cdot\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN(MAX) }}}\right)
$$

The inductor value will also have an effect on Burst Mode operation. The transition from low current operation begins when the peak inductor current falls below a level set by the burst clamp. Lower inductor values result in higher ripple current which causes this to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.


Figure 1. Frequency vs $\mathbf{R}_{\mathbf{T}}$

## Inductor Core Selection

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3565 requires to operate. Table 1

## APPLICATIONS INFORMATION

shows some typical surface mount inductors that work well in LTC3565 applications.

Table 1. Representative Surface Mount Inductors

| MANUFACTURER | PART NUMBER | VALUE | MAXDC CURRENT | DCR | HEIGHT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Toko | $\begin{aligned} & \text { A914BYW-1R2M=P3: } \\ & \text { D52LC } \end{aligned}$ | $1.2 \mu \mathrm{H}$ | 2.15 A | $44 \mathrm{~m} \Omega$ | 2 mm |
|  | $\begin{aligned} & \text { A960AW-1R2M=P3: } \\ & \text { D518LC } \end{aligned}$ | $1.2 \mu \mathrm{H}$ | 1.8A | $46 \mathrm{~m} \Omega$ | 1.8 mm |
|  | DB3015C-1068AS-1RON | $1.0 \mu \mathrm{H}$ | 2.1A | $43 \mathrm{~m} \Omega$ | 1.5 mm |
|  | DB3018C-1069AS-1RON | $1.0 \mu \mathrm{H}$ | 2.1 A | $45 \mathrm{~m} \Omega$ | 1.8 mm |
|  | DB3020C-1070AS-1R0N | $1.0 \mu \mathrm{H}$ | 2.1A | $47 \mathrm{~m} \Omega$ | 2 mm |
|  | A914BYW-2R2M-D52LC | $2.2 \mu \mathrm{H}$ | 2.05A | $49 \mathrm{~m} \Omega$ | 2 mm |
|  | A915AY-2R0M-D53LC | $2.0 \mu \mathrm{H}$ | 3.3 A | $22 \mathrm{~m} \Omega$ | 3 mm |
| Coilcraft | LP01704-122ML | $1.2 \mu \mathrm{H}$ | 2.1 A | $80 \mathrm{~m} \Omega$ | 1 mm |
|  | D01608C-222 | $2.2 \mu \mathrm{H}$ | 2.3 A | $70 \mathrm{~m} \Omega$ | 3 mm |
|  | LP01704-222M | $2.2 \mu \mathrm{H}$ | 2.4 A | $120 \mathrm{~m} \Omega$ | 1 mm |
| Sumida | CR32-1R0 | $1.0 \mu \mathrm{H}$ | 2.1A | $72 \mathrm{~m} \Omega$ | 3 mm |
|  | CR5D11-1R0 | $1.0 \mu \mathrm{H}$ | 2.2A | $40 \mathrm{~m} \Omega$ | 1.2 mm |
|  | CDRH3D14-1R2 | $1.2 \mu \mathrm{H}$ | 2.2A | $36 \mathrm{~m} \Omega$ | 1.5 mm |
|  | CDRH4D18C/LD-1R1 | $1.1 \mu \mathrm{H}$ | 2.1A | $24 \mathrm{~m} \Omega$ | 2 mm |
|  | CDRH4D28C/LD-1R0 | $1.0 \mu \mathrm{H}$ | 3.0 A | $17.5 \mathrm{~m} \Omega$ | 3 mm |
|  | CDRH4D28C-1R1 | $1.1 \mu \mathrm{H}$ | 3.8 A | $22 \mathrm{~m} \Omega$ | 3 mm |
|  | CDRH4D28-1R2 | $1.2 \mu \mathrm{H}$ | 2.56 A | $23.6 \mathrm{~m} \Omega$ | 3 mm |
|  | CDRH6D12-1R0 | $1.0 \mu \mathrm{H}$ | 2.80A | $37.5 \mathrm{~m} \Omega$ | 1.5 mm |
|  | CDRH4D282R2 | $2.2 \mu \mathrm{H}$ | 2.04 A | $23 \mathrm{~m} \Omega$ | 3 mm |
|  | CDC5D232R2 | $2.2 \mu \mathrm{H}$ | 2.16 A | $30 \mathrm{~m} \Omega$ | 2.5 mm |
| Taiyo Yuden | NP03SB1R0M | $1.0 \mu \mathrm{H}$ | 2.6 A | $27 \mathrm{~m} \Omega$ | 1.8 mm |
|  | N06DB2R2M | $2.2 \mu \mathrm{H}$ | 3.2 A | $29 \mathrm{~m} \Omega$ | 3.2 mm |
|  | N05DB2R2M | $2.2 \mu \mathrm{H}$ | 2.9A | $32 \mathrm{~m} \Omega$ | 2.8 mm |
| Murata | LQN6C2R2M04 | $2.2 \mu \mathrm{H}$ | 3.2 A | $24 \mathrm{~m} \Omega$ | 5 mm |
| FDK | MIPW3226DORGM | $0.9 \mu \mathrm{H}$ | 1.4A | $80 \mathrm{~m} \Omega$ | 1 mm |

## Catch Diode Selection

Although unnecessary in most applications, a small improvement in efficiency can be obtained in a few applications by including the optional diode D1 shown in Figure 2, which conducts when the synchronous switch is off. When using Burst Mode operation or pulse skip mode, the synchronous switch is turned off at a low current and the remaining current will be carried by the optional diode. It is important to adequately specify the
diode peak current and average power dissipation so as not to exceed the diode ratings. The main problem with Schottky diodes is that their parasitic capacitance reduces the efficiency, usually negating the possible benefits for LTC3565 circuits. Another problem that a Schottky diode can introduce is higher leakage current at high temperatures, which could reduce the low current efficiency.

Remember to keep lead lengths short and observe proper grounding (see Board LayoutConsiderations) to avoid ringing and increased dissipation when using a catch diode.

## Input Capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) Selection

In continuous mode, the input current of the converter is a square wave with a duty cycle of approximately $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$. To prevent large voltage transients, a low equivalent series resistance (ESR) input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
I_{\text {RMS }} \approx I_{\text {MAX }} \frac{\sqrt{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}}{V_{\text {IN }}}
$$

where the maximum average output current $I_{\text {MAX }}$ equals the peak current minus half the peak-to-peak ripple current, $\mathrm{I}_{\mathrm{MAX}} \cong \mathrm{I}_{\mathrm{LIM}}-\Delta \mathrm{I}_{\mathrm{L}} / 2$.

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{0 U T} / 2$. This simple worst case is commonly used to design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours lifetime. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. An additional $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ceramic capacitor is also recommended on $V_{\text {IN }}$ for high frequency decoupling, when not using an all ceramic capacitor solution.

## Output Capacitor ( $\mathrm{C}_{\text {out }}$ ) Selection

The selection of $\mathrm{C}_{\text {Out }}$ is driven by the required ESR to minimize voltage ripple and load step transients. Typically, once the ESR requirement is satisfied, the capacitance

## APPLICATIONS InFORMATION

is adequate for filtering. The output ripple $\left(\Delta \mathrm{V}_{\text {OUT }}\right)$ is determined by:

$$
\Delta \mathrm{V}_{O U T} \approx \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \mathrm{f}_{0} \mathrm{C}_{O U T}}\right)
$$

where $\mathrm{f}=$ operating frequency, $\mathrm{C}_{\text {OUT }}=$ output capacitance and $\Delta \mathrm{l}_{\mathrm{L}}=$ ripple current in the inductor. The output ripple is highest at maximum input voltage since $\Delta L_{L}$ increases with input voltage. With $\Delta I_{L}=0.4 \cdot I_{\text {OUT(MAX) }}$, the output ripple will be less than 100 mV at maximum $\mathrm{V}_{\mathrm{IN}}$, a minimum $C_{\text {OUT }}$ of $10 \mu \mathrm{~F}$ and $\mathrm{f}_{0}=1 \mathrm{MHz}$ with:

$$
\text { ESRC }_{\text {OUT }}<150 \mathrm{~m} \Omega
$$

Once the ESR requirements for $\mathrm{C}_{\text {OUT }}$ have been met, the RMS current rating generally far exceeds the I $\mathrm{I}_{\mathrm{IPPLE}(\mathrm{P}-\mathrm{P})}$ requirement, except for an all ceramic solution.

In surface mount applications, multiple capacitors may have to be paralleled to meet the capacitance, ESR or RMS current handling requirement of the application. Aluminum electrolytic, special polymer, ceramic and dry tantalum capacitors are all available in surface mount packages. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest ESR(size) product of any aluminum electrolytic at a somewhat higher price. Special polymer capacitors, such as Sanyo POSCAP, offer very low ESR, but have a lower capacitance density than other types. Tantalum capacitors have the highest capacitance density, but it has a larger ESR and it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalums, available in case heights ranging from 2 mm to 4 mm . Aluminum electrolytic capacitors have a significantly larger ESR, and is often used in extremely cost-sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have the lowest ESR and cost but also have the lowest capacitance density, a high voltage and temperature coefficient and exhibit audible piezoelectric effects. In addition, the high $Q$ of ceramic capacitors along with trace inductance can lead to significant ringing. Other capacitor types include the Panasonic specialty polymer (SP) capacitors.

In most cases, $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ of ceramic capacitors should also be placed close to the LTC3565 in parallel with the main capacitors for high frequency decoupling.

## Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3565's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\mathrm{IN}}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$ large enough to damage the part. Refer to Linear Technology Application Note 88 for a detailed discussion of this potential issue.
When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Since the ESR of a ceramic capacitor is so low, the input and output capacitor must instead fulfill a charge storage requirement. During a load step, the output capacitor must instantaneously supply the current to support the load until the feedback loop raises the switch current enough to support the load. The time required for the feedback loop to respond is dependent on the compensation components and the output capacitor value. Typically, 3 to 4 cycles are required to respond to a load step, but only in the first cycle does the output drop linearly. The output droop, $\mathrm{V}_{\text {DROOP, }}$ is usually about 2 to 3 times the linear

## APPLICATIONS INFORMATION

drop of the first cycle. Thus, a good place to start is with the output capacitor value of approximately:

$$
\mathrm{C}_{\text {OUT }} \approx 2.5 \frac{\Delta \mathrm{I}_{\text {OUT }}}{\mathrm{f}_{0} \cdot \mathrm{~V}_{\text {DROOP }}}
$$

More capacitance may be required depending on the duty cycle and load step requirements.

In most applications, the input capacitor is merely required to supply high frequency bypassing, since the impedance to the supply is very low. A $10 \mu \mathrm{~F}$ ceramic capacitor is usually enough for these conditions.

## Setting the Output Voltage

The LTC3565 develops a 0.6 V reference voltage between the feedback pin, $\mathrm{V}_{\mathrm{FB}}$, and the signal ground as shown in Figure 4. The output voltage is set by a resistive divider according to the following formula:

$$
V_{\text {OUT }} \approx 0.6 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

Keeping the current small $(<5 \mu \mathrm{~A})$ in these resistors maximizes efficiency, but making them too small may allow stray capacitance to cause noise problems and reduce the phase margin of the error amp loop.
To improve the frequency response, a feed-forward capacitor $C_{F}$ may also be used. Great care should be taken to route the $\mathrm{V}_{\mathrm{FB}}$ line away from noise sources, such as the inductor or the SW line.

## Shutdown and Soft-Start

Pulling the RUN pin high allows an internal soft-start circuit to slowly ramp the output voltage up until regulation. Soft-start prevents surge currents from $V_{\text {IN }}$ by gradually ramping the output voltage up during start-up. The output
will ramp from zero to full scale over a time period of approximately 0.9 ms . This prevents the LTC3565 from having to quickly charge the output capacitor and thus supplying an excessive amount of instantaneous current.

The LTC3565 can start into a back-biased output in force continuous operation. When the output is pre-biased at either a higher or lower value than the regulated output voltage, the LTC3565 will sink or source current as needed to bring the output back into regulation. However, during soft-start the regulator will always start in pulse skip mode ignoring the mode selected with the SYNC/MODE pin. This prevents the output from discharging to below the regulation point when soft-starting.

## Mode Selection and Frequency Synchronization

The SYNC/MODE pin is a multipurpose pin which provides mode selection and frequency synchronization. Connecting this pin to $\mathrm{V}_{\text {IN }}$ enables Burst Mode operation, which provides the best low current efficiency at the cost of a higher output voltage ripple. When this pin is connected to ground, pulse skipping operation is selected which provides the lowest output voltage and current ripple at the cost of low current efficiency. Applying a voltage that is half the value of the input voltage results in forced continuous mode, which creates a fixed output ripple and is capable of sinking up to 0.4 A . Since the switching noise is constant in this mode, it is also the easiest to filter out.

The LTC3565 can also be synchronized to an external clock signal by the SYNC/MODE pin. The internal oscillator frequency should be set to $\pm 20 \%$ of the external clock frequency to ensure adequate slope compensation, since slope compensation is derived from the internal oscillator. During synchronization, the mode is set to pulse skipping and the top switch turn on is synchronized to the falling edge of the external clock.

## APPLICATIONS INFORMATION

## Checking Transient Response

The OPTI-LOOP ${ }^{\circledR}$ compensation allows the transient response to be optimized for a wide range of loads and output capacitors. The availability of the ITH pin not only allows optimization of the control loop behavior but also provides a DC coupled and AC filtered closed loop response test point. The DC step, rise time and settling time at this test point truly reflects the closed loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin.

The ITH external components shown in the circuit on page 1 of this data sheet will provide an adequate starting point for most applications. The series R-C filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop feedback factor gain and phase. An output current pulse of $20 \%$ to $100 \%$ of full load current having a rise time of $1 \mu$ s to $10 \mu \mathrm{~s}$ will produce output voltage and ITH pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop.
Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout
immediately shifts by an amount equal to $\Delta_{\text {LOAD }} \bullet E S R$, where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT }}$. $\Delta_{\text {LOAD }}$ also begins to charge or discharge $\mathrm{C}_{\text {OUT }}$ generating a feedback error signal used by the regulator to return $V_{\text {OUT }}$ to its steady-state value. During this recovery time, $V_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem.

The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second order overshoot/DC ratio cannot be used to determine phase margin. The gain of the loop increases with $R$ and the bandwidth of the loop increases with decreasing C . If $R$ is increased by the same factor that $C$ is decreased, the zero frequency will be kept the same, thereby keeping the phase the same in the most critical frequency range of the feedback loop. In addition, a feedforward capacitor $\mathrm{C}_{\mathrm{F}}$ can be added to improve the high frequency response, as shown in Figure 2. Capacitor $C_{F}$ provides phase lead by creating a high frequency zero with R2 which improves the phase margin.

The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Linear Technology Application Note 76.


Figure 2. LTC3565 General Schematic

## APPLICATIONS INFORMATION

Although a buck regulator is capable of providing the full output current in dropout, it should be noted that as the inputvoltage $\mathrm{V}_{\text {IN }}$ drops toward $\mathrm{V}_{\text {OUT }}$, the load step capability does decrease due to the decreasing voltage across the inductor. Applications that require large load step capability near dropout should use a different topology such as SEPIC, Zeta or single inductor, positive buck/boost.

In someapplications, a more severe transient can be caused by switching in loads with large (>1 $\mu \mathrm{F}$ ) input capacitors. The discharged input capacitors are effectively put in parallel with $\mathrm{C}_{\text {OUT }}$, causing a rapid drop in $\mathrm{V}_{\text {OUT }}$. No regulator can deliver enough currentto prevent this problem, ifthe switch connecting the load has low resistance and is driven quickly. The solution is to limit the turn-on speed of the load switch driver. A Hot Swap ${ }^{\text {TM }}$ controller is designed specifically for this purpose and usually incorporates current limiting, short-circuit protection, and soft-starting.

## Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100\%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:
\%Efficiency $=100 \%-(L 1+L 2+L 3+\ldots)$
where L1, L2, etc. are the individual losses as a percentage of input power.


Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC3565 circuits: 1) LTC3565 VIN current, 2) switching losses, 3) $I^{2} R$ losses, 4) other losses.

1) The $\mathrm{V}_{\text {IN }}$ current is the $D C$ supply current given in the electrical characteristics which excludes MOSFET driver and control currents. $\mathrm{V}_{\text {IN }}$ current results in a small ( $<0.1 \%$ ) loss that increases with $\mathrm{V}_{\text {IN }}$, even at no load.
2) The switching current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from $V_{I N}$ to ground. The resulting $\mathrm{dQ} / \mathrm{dt}$ is a current out of $\mathrm{V}_{\text {IN }}$ that is typically much larger than the DC bias current. In continuous mode, $I_{G A T E C H G}=f_{0}(Q T+Q B)$, where QT and QB are the gate charges of the internal top and bottom MOSFET switches. The gate charge losses are proportional to $\mathrm{V}_{\text {IN }}$ and thus their effects will be more pronounced at higher supply voltages.
3) $I^{2} R$ losses are calculated from the $D C$ resistances of the internal switches, $R_{S W}$, and external inductor, $R_{L}$. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the internal top and bottom switches. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{D S(O N)}$ and the duty cycle (DC) as follows:

$$
R_{S W}=\left(R_{D S(O N)} T O P\right)(D C)+\left(R_{D S(O N)} B O T\right)(1-D C)
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} \mathrm{R}$ losses:

$$
I^{2} R \text { losses }=I_{0 U T} 2\left(R_{S W}+R_{L}\right)
$$

4) Other "hidden" losses such as copper trace and internal battery resistances can account for additional efficiency degradations in portable systems. It is very important to include these "system" level losses in the design of a system. The internal battery and fuse resistance losses can be minimized by making sure that $\mathrm{C}_{\text {IN }}$ has adequate charge storage and very low ESR at the switching frequency. Other

Figure 3. Power Loss vs Load Current

## APPLICATIONS INFORMATION

losses including diode conduction losses during dead-time and inductor core losses, which generally account for less than 2\% total additional loss.

## Thermal Considerations

In a majority of applications, the LTC3565 does not dissipate much heat due to its high efficiency. However, in applications where the LTC3565 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3565 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
\mathrm{T}_{\text {RISE }}=\mathrm{P}_{\mathrm{D}} \bullet \theta_{\mathrm{JA}}
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.
The junction temperature, $T_{J}$, is given by:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\text {RISE }}+\mathrm{T}_{\text {AMBIENT }}
$$

As an example, consider the case when the LTC3565 is in dropout at an input voltage of 3.3 V with a load current of 1A. From the Typical Performance Characteristics graph of Switch Resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ resistance of the P -channel switch is $0.160 \Omega$. Therefore, power dissipated by the part is:

$$
P_{D}=I_{O U T}{ }^{2} \cdot R_{D S(O N)}=160 \mathrm{~mW}
$$

The MSE package junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, will be in the range of about $40^{\circ} \mathrm{C} / \mathrm{W}$. Therefore, the junction temperature of the regulator operating in a $70^{\circ} \mathrm{C}$ ambient temperature is approximately:

$$
T_{J}=0.16 \cdot 40+70=76.4^{\circ} \mathrm{C}
$$

Remembering that the above junction temperature is obtained from an $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ at $25^{\circ} \mathrm{C}$, we might recalculate the junction temperature based on a higher $R_{D S(O N)}$ since it increases with temperature. However, we can safely assume that the actual junction temperature will not exceed the absolute maximum junction temperature of $125^{\circ} \mathrm{C}$.

## Design Example

As a design example, consider using the LTC3565 in a portable application with a Li-Ion battery. The battery provides a $\mathrm{V}_{I N}=2.5 \mathrm{~V}$ to 4.2 V . The load requires a maximum of 1.25 A in active mode and 10 mA in standby mode. The output voltage is $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$. Since the load still needs power in standby, Burst Mode operation is selected for good low load efficiency.
First, calculate the timing resistor for 1 MHz operation:

$$
\mathrm{R}_{\mathrm{T}}=1.21 \cdot 10^{6}\left(10^{3}\right)^{-1.2674}=190.8 \mathrm{k}
$$

Use a standard value of 191k. Next, calculate the inductor value for about $40 \%$ ripple current at maximum $V_{\text {IN }}$ :

$$
\mathrm{L}=\frac{2.5 \mathrm{~V}}{1 \mathrm{MHz} \cdot 500 \mathrm{~mA}} \cdot\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=2 \mu \mathrm{H}
$$

Choosing the closest inductor from a vendor of $2.2 \mu \mathrm{H}$, results in a maximum ripple current of:

$$
\Delta \mathrm{L}_{\mathrm{L}}=\frac{2.5 \mathrm{~V}}{1 \mathrm{MHz} \cdot 2.2 \mu \mathrm{H}} \cdot\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=460 \mathrm{~mA}
$$

For cost reasons, a ceramic capacitor will be used. Cout selection is then based on load step droop instead of ESR requirements. For a 5\% output droop:

$$
\mathrm{C}_{\text {OUT }} \approx 2.5 \frac{1.25 \mathrm{~A}}{1 \mathrm{MHz} \cdot(5 \% \cdot 2.5 \mathrm{~V})}=25 \mu \mathrm{~F}
$$

The closest standard value is $22 \mu \mathrm{~F}$. Since the output impedance of a Li-Ion battery is very low, $\mathrm{C}_{\mathrm{IN}}$ is typically $22 \mu \mathrm{~F}$. In noisy environments, decoupling SV IN from $\mathrm{PV}_{\text {IN }}$ with an R6/C8 filter of $1 \Omega / 0.1 \mu \mathrm{~F}$ may help, but is typically not needed.

## APPLICATIONS INFORMATION

The output voltage can now be programmed by choosing the values of R1 and R2. To maintain high efficiency, the current in these resistors should be kept small. Choosing $2 \mu$ A withthe 0.6 V feedback voltage makes R1~300k. Aclose standard $1 \%$ resistor value is 294 k then R 2 is 931 k .

The compensation should be optimized for these components by examining the load step response but a good place to start for the LTC3565 is with a $12.1 \mathrm{k} \Omega$ and 680pF filter. The output capacitor may need to be increased depending on the actual undershoot during a load step.
The PGOOD pin is a common drain outputand requires a pullup resistor. A 100k resistor is used for adequate speed.

The circuit on page 1 of this data sheet shows the complete schematic for this design example.

## Board Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3565. These items are also illustrated graphically in the layout diagram of Figure 4. Check the following in your layout:

1. Does the capacitor $\mathrm{C}_{\text {IN }}$ connect to the power $\mathrm{V}_{\text {IN }}(\operatorname{Pin} 6)$ and power GND (Pin5) as close as possible? This capacitor
provides the AC current to the internal power MOSFETs and their drivers.
2. Are the Cout and L1 closely connected? The (-) plate of Cout returns current to PGND and the (-) plate of $\mathrm{C}_{\mathrm{IN}}$.
3. The resistor divider, R1 and R2, must be connected between the (+) plate of $\mathrm{C}_{\text {OUt }}$ and a ground line. The feedback signal $V_{F B}$ should be routed away from noisy components and traces, such as the SW line (Pin 4), and its trace should be minimized.
4. Keep sensitive components away from the SW pin. The input capacitor $\mathrm{C}_{\mathrm{IN}^{N}}$, the compensation capacitor $\mathrm{C}_{\mathrm{C}}$ and $\mathrm{C}_{\text {ITH }}$ and all the resistors $\mathrm{R} 1, \mathrm{R} 2, \mathrm{R}_{\mathrm{T}}$, and $\mathrm{R}_{\mathrm{C}}$ should be routed away from the SW trace and the inductor L1. The SW pin pad should be kept as small as possible.
5. A ground plane is preferred, but if not available, keep the signal and power grounds segregated with small signal components returning to the GND pin at one point.

6 . Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to one of the input supply rails: $\mathrm{PV}_{\mathrm{IN}}, \mathrm{SV}_{\text {IN }}$ or GND .


Figure 4. LTC3565 Layout Diagram (See Board Layout Checklist)

## LTC3565

## TYPICAL APPLICATION

General Purpose Buck Regulator Using Ceramic Capacitors


NOTE: IN DROPOUT, THE OUTPUT TRACKS THE INPUT VOLTAGE
C1, C2: TAIYO YUDEN JMK325BJ226MM
L1: TOKO A914BYW-2R2M (D52LC SERIES)


$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
$l_{\text {LOAD }}=100 \mathrm{~mA}$ TO 1.25A
PULSE SKIPPING MODE

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

## DD Package

10-Lead Plastic DFN (3mm $\times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1699 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## LTC3565

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MSE Package
10-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1664 Rev I)


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $2 / 10$ | Changes to Electrical Characteristics <br> Change $T_{A}=25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ <br>  |  |
|  |  | Changes to Pin Functions (GND Pin 5) <br> Changes to Block Diagram <br> Updated Related Parts Table | 2,3 |
|  |  | $03 / 12$ | Changed Top Marking for DFN Package <br> Clarified Temperature Grade Test Conditions <br> Added note for website referral for most recent package drawings |
|  |  | $2,3,4,5$ |  |
| C | $10 / 13$ | Changed parameters and limits on $V_{\text {SYNC-MODE }}$ test | 8 |

Information furnished by Linear Technology Corporation is believed to be accurate and reliable However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## LTC3565

## TYPICAL APPLICATION



Efficiency vs Output Current


$V_{I N}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
$\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA}$ TO 1.25 A

$V_{I N}=3.6 \mathrm{~V}$
$V_{\text {OUT }}=1.8 \mathrm{~V}$
$\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA}$ TO 1.25 A

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3406/LTC3406B | 600 mA (Iout), 1.5 MHz Synchronous Step-Down DC/DC Converters | $\begin{aligned} & \text { 96\% Efficiency, } \mathrm{V}_{\text {IN: }} \text { : } 2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {out(MIN) }}=0.6 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A} \text {, ThinSOTTM } \end{aligned}$ |
| LTC3407A/LTC3407A-2 | Dual $600 \mathrm{~mA} / 800 \mathrm{~mA}$ (Iout), $1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}$ Synchronous Step-Down DC/DC Converters | $95 \% \text { Efficiency, } \mathrm{V}_{\text {IN: }} \text { : } 2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \text {, } \mathrm{V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V} \text {, }$ $\mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 10 \mathrm{E}, \mathrm{DFN}$ |
| LTC3410/LTC3410B | 300 mA (Iout), 2.25MHz Synchronous Step-Down DC/DC Converters | $\begin{aligned} & \text { 95\% Efficiency, } \mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{SC70} \end{aligned}$ |
| LTC3411A | 1.25 A (Iout), 4MHz Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 10,3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN |
| LTC3412A | 3A (lout), 4MHz Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{VIN}_{\text {I }} 2.25 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=62 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP16E, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN |
| LTC3560 | 800 mA (lout), 2.25 MHz Synchronous Step-Down DC/DC Converter | $\begin{aligned} & 95 \% \text { Efficiency, } \mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{Q}}=16 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A} \text {, ThinSOT } \end{aligned}$ |
| LTC3564 | 1.25A, 2.25MHz Synchronous Step-Down Regulator | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT, $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10 |


[^0]:    $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$
    $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$
    $l_{\text {LOAD }}=5 \mathrm{~mA}$

[^1]:    $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$
    $V_{\text {OUT }}=1.8 \mathrm{~V}$
    $\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA}$ to 1.25 A

