

CN0209 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design

Supported Devices

- AD7193
- ADT7310

Reference Circuits

• CN0209

Overview

This document presents the steps to setup an environment for using the **EVAL-CN0209-SDPZ** evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-CN0209-SDPZ Evaluation Board with the Xilinx KC705 board.



For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to use the part evaluation setup. This consists of:

- 1. A controller board like the SDP-B (EVAL-SDP-CS1Z)
- 2. The component SDP compatible product evaluation board
- 3. Corresponding PC software (shipped with the product evaluation board)

The SDP-B controller board is part of Analog Devices System Demonstration Platform (SDP). It provides a high speed USB 2.0 connection from the PC to the component evaluation board. The PC runs the evaluation software. Each evaluation board, which is an SDP compatible daughter board, includes the necessary installation file required for performance testing.

Note: it is expected that the analog performance on the two platforms may differ.

28 Sep 2012 09:32 · Adrian Costina

Below is presented a picture of **SDP-B** Controller Board with the **EVAL-CN0209-SDPZ** Evaluation Board.



The **EVAL-CN0209-SDPZ** evaluation board is a member of a growing number of boards available for the **SDP**. It provides a fully programmable universal analog front end (AFE) for process control applications. The following inputs are supported: 2-, 3-, and 4- wire RTD configurations, thermocouple inputs with cold junction compensation, unipolar and bipolar input voltages, and 4 mA-to-20 mA inputs. When using this evaluation board with the SDP board or BeMicro SDK board, apply +15 V, -15 V, and GND to Connector J3.

The AD7193 is a low noise, complete analog front end for high precision measurement applications. It contains a low noise, 24-bit sigma-delta (S-?) analog-to-digital converter (ADC). The on-chip low noise gain stage means that signals of small amplitude can interface directly to the ADC.

The device can be configured to have four differential inputs or eight pseudo differential inputs. The on-chip channel sequencer allows several channels to be enabled simultaneously, and the AD7193 sequentially converts on each enabled channel, simplifying communication with the part. The on-chip 4.92 MHz clock can be used as the clock source to the ADC or, alternatively, an external clock or crystal can be used. The output data rate from the part can be varied from 4.7 Hz to 4.8 kHz.

The device has a very flexible digital filter, including a fast settling option. Variables such as output data rate and settling time are dependent on the option selected. The AD7193 also includes a zero latency option.

The ADT7310 is a high accuracy digital temperature sensor in a narrow SOIC package. It contains a band gap temperature reference and a 13-bit ADC to monitor and digitize the temperature to a 0.0625°C resolution. The ADC resolution, by default, is set to 13 bits (0.0625 °C). This can be changed to 16 bits (0.0078 °C) by setting Bit 7 in the configuration register (Register Address 0x01).

The ADT7310 is guaranteed to operate over supply voltages from 2.7 V to 5.5 V. Operating at 3.3 V, the average supply current is typically 210 μ A. The ADT7310 has a shutdown mode that powers down the device and offers a shutdown current of typically 2 μ A. The ADT7310 is rated for operation over the -55°C to +150°C temperature range.

The CT pin is an open-drain output that becomes active when the temperature exceeds a programmable critical temperature limit. The default critical temperature limit is 147°C. The INT pin is also an open-drain output that becomes active when the temperature exceeds a programmable limit. The INT and CT pins can operate in either comparator or interrupt mode.

More information

- CN0209 Product Info pricing, samples, datasheet
- AD7193 Product Info pricing, samples, datasheet
- ADT7310 Product Info pricing, samples, datasheet
- EVAL-CN0209-SDPZ evaluation board user guide
- Xilinx KC705 FPGA board

Getting Started

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

Required Hardware

- Xilinx KC705 FPGA board
- FMC-SDP adapter board
- EVAL-CN0209-SDPZ evaluation board

Required Software

- Xilinx ISE 14.6.
- UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
- The EVAL-CN0209 reference project for Xilinx KC705 FPGA.

Downloads



Run the Demonstration Project

Hardware setup

Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.

- Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
- Connect the JTAG and UART cables to the KC705 and power up the FPGA board.

Reference Project Overview

The following commands were implemented in this version of EVAL-CN0209 reference project for Xilinx KC705 FPGA board.

Command	Description	
help?	Displays all available commands.	
ad7193Temp?	Displays the temperature from AD7193 device.	
ad7193id?	Displays the AD7193 device ID.	
ad7193Reset!	Reset the serial interface with the AD7193.	
adt7310Temp?	Displays the temperature from ADT7310 device.	
adt7310id?	Displays the ADT7310 device ID.	
adt7310Reset!	Resets the serial interface with the ADT7310.	
voltage?	Displays the input voltage on selected channel. Accepted values: 1 - channel 1. 2 - channel 2.	
current?	Displays the input current on selected channel. Accepted values: 1 - channel 1. 2 - channel 2.	

Command	Description		
tempTC?	Displays the temperature detected by the thermocouple connected on selected channel. Accepted values: 1 - channel 1. 2 - channel 2.		

Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.

The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral.



Software Project Setup

The hardware platform for each reference projects with FMC-SDP interposer and KC705 evaluation board is common. The next steps should be followed to recreate the software project of the reference design:

• First download the **KC705 Reference project** from Github on your computer. You can do this by clonning this repository: https://github.com/analogdevicesinc/fpgahdl_xilinx.

(A April 10	Contract & Spatial American A. 1	4 Pr 4000		1
anig 4 - Balance B	an A Barrell, A Barlo	-	2.4.	2.0
Theories.	in the second	the second state		
S hand	8-CARRLANS	all states and the		
& Section 6	0.0 c 2010 a 2010	and the state of t	daul-	
Autor Free	-1.467mt.478	demonstration - the		
	a -c.al.00.04	demonstrative data	-	
Linese.	d Council	better that had a share	-	
T decemption	3 A.M. 1	and the second second second	and and a second se	
J Marth	- Coladore	beingeligther der		
C Assess	A distant	account to a start		
La Sananaire	- Common Acity	antimitative, mar	1990	
M House .	a dominical th	ALTONIAL AND A DATE	ulasi.	
	a discontra (a file)	ALTERNATION AND ADDRESS OF	-	
Company .	a dumminity	delivery of the second		
Constant of C	d dominant	Antipation (as a second		
a New York (March 10)	C generated	arthronic ball free - units	PRODUCTION CONTRACTOR	1.48
a New Yorkinski B.	Calence 1	deletable atta	angle the second	1.04
	C Politica -	1011-101-1112-114 - 100-1		1.0
Terrare .	and the second s			

• From this entire repository you will use **cf_sdp_kc705** folder. This is common for all KC705 projects.

Pageton A	Contraction of the local distance of the loc		
Norm Norm Same Same Same Same Same Same Same Sam	tere ■ etc ■ particular →	Rep Technique Sectores Sectore	14 1 1 1 1 1 1 1 1 1 1 1 1

- Open the Xilinx SDK. When the SDK starts, it asks you to provide a folder where to store the workspace. Any folder can be provided. Make sure that the path where it is located does not contain any spaces.
- In the SDK select the *File→Import* menu option to import the software projects into the workspace.

	New	48-345-511	4.2.	4.	4.000	8.0.	Q	0
	Open File						-	
	One	0.6-10						
	Cese All	Ovin Shift-W						
	See	One 5						
	Sauka.							
	See All	CM-368-5						
	Revet							
	Mere-							
	Rename	12						
Ð	Retroh	15						
	Convert Line Delimiters To							
	Post-	0.6-9						
	Switch Workspace							
	Restart							
ùя	input		1					
5	tpot.							
	Popeties	48-1mm						
	64							

• In the Import window select the General -> Existing Projects into Workspace option.

	0 00
lefect Create new projects from an archive file or directory.	È1
Select an import source	
type fiber text	
a 🍅 General	
La Existing Projects into Workspace	
- File System	
> > C/C++	
 Co. Remain Latence 	
b a factor system	
> 🔐 Run Debug > 🌇 Team	
 See Run Debug Team 	
⇒ General Aysterna ⇒ General Obligs ⇒ General Constant	
≥ Gan Chung ≥ Gan Chung ∋ ⊵ Team	
s Generation systems ⇒ Faun Debug ∋ Gen Team	
≥ Shan Column ≥ Team	
≥ Fan-Otog ≥ Team	

In the *Import Projects* window select the cf_sdp_kc705 folder as root directory and check the Copy projects into workspace option. After the root directory is chosen the projects that reside in that directory will appear in the *Projects* list. Press *Finish* to finalize the import process.



• The *Project Explorer* window now shows the projects that exist in the workspace without software files.

			-
-			141.15
	(terr plants, from (terrs \$1		
No.		Basel . IN .	

Now the software must be added in your project. For downloading the software, you must use 3 links from Github given in **Downloads** section. From there you'll download the specific driver, the specific commands and the Xilinx Boards Common Drivers(which are commons for all Xilinx boards). All the software files downloaded must be copied in **src** folder from sw folder.





 Before compilation in the file called Communication.h you have to uncomment the name of the device that you currently use. In the picture below there is an example of this, which works only with AD5629R project. For another device, uncomment only the respective name. You can have one driver working on multiple devices, so the drivers's name and the uncommented name may not be the same for every project.

		-
5 1917	and a second second	VANCIN.
in manual in	A CONTRACT OF A	1
i tanti Januari	1 22 22	and an a
A low-rain	10000 000	100
1		and the
1. 100	1 Marca Barra	1500
1.000	and a set	1202
- Comments		* 100,000,00 * 100,000,00
a personal and	122 221	1.00
1.000	Table 200	12.
6	151.81.	1 in
	Street, Alter 1. Block (Course, Parent, Teach	
	the second secon	1000 100

- The SDK should automatically build the project and the *Console* window will display the result of the build. If the build is not done automatically, select the **Project→Build Automatically** menu option.
- If the project was built without any errors, you can program the FPGA and run the software application.

13 Aug 2013 08:22 · Lucian Sin

More information

- ask questions about the FPGA reference design
- Example questions:
 - FMCOMMS1 AD9548 clock derivation explanation by cherif.chibane@ll.mit.edu
 - FMCDAQ2 Arria10GX Nios Sourcecode by kairue
 - Using ZC706 and AD-fmcomms3 by 85083074@qq.com
 - FM-COMMS3 and FM-COMMS5 with VC707 vs Zync ZC706 by dr8
 - How Xps ip update to vivado ? by huanmolb@163.com

28 May 2012 14:18

 $\ensuremath{\mathbb{C}}$ Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com