## FEATURES

High saturated output power ( $\mathrm{P}_{\text {SAT }}$ ): $\mathbf{3 4 \mathrm { dBm }}$
High output IP3: $\mathbf{3 9 \text { dBm }}$
High gain: $\mathbf{2 3}$ dB
DC supply: 5.5 V at 1300 mA
No external matching required
32-lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP_CAV package

## APPLICATIONS

## Point to point radios

Point to multipoint radios
Microwave radios, very small aperture terminals (VSATs), and satellite communications (SATCOM)

## Military and space

## GENERAL DESCRIPTION

The HMC943APM5E is a four stage, gallium arsenide (GaAs), pseudomorphic high electron mobility transistor (pHEMT), monolithic microwave integrated circuit (MMIC), $>1.5 \mathrm{~W}$ power amplifier that operates between 24 GHz to 34 GHz . The HMC943APM5E provides 23 dB of gain, 34 dBm of saturated output power ( $\mathrm{P}_{\text {SAT }}$ ), and $23 \%$ power added efficiency (PAE) from a 5.5 V supply. The high output third-order intercept (IP3)

## FUNCTIONAL BLOCK DIAGRAM

HMC943APM5E


Figure 1.
of 39 dBm makes the HMC943APM5E ideal for microwave radio applications. A power detector output is also available. The HMC943APM5E amplifier input/outputs (I/Os) are internally matched to $50 \Omega$. The device is packaged in a leadless, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, surface-mount LFCSP_CAV package, and requires no external matching components.

## TABLE OF CONTENTS

Features .....  1
Applications. .....
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Specifications .....  3
Absolute Maximum Ratings. .....  4
Thermal Resistance .....  4
ESD Caution. .....  4
REVISION HISTORY
11/2018—Rev. A to Rev. B
Changes to Figure 1 .....  1
Changes to Table 5 ..... 5
Changes to Figure 4 and Figure 6 .....  .6
Changes to Figure 51 ..... 17
9/2018-Rev. 0 to Rev. A
Changes to Storage Temperature Range Parameter, Table 3 .....  4
8/2018—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DI}}-\mathrm{V}_{\mathrm{D} 8}=5.5 \mathrm{~V}$, quiescent supply current $\left(\mathrm{I}_{\mathrm{DDQ}}\right)=1300 \mathrm{~mA}$, and frequency range $=24 \mathrm{GHz}$ to 29 GHz
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE |  | 24 |  | 29 | GHz |  |
| GAIN <br> Gain Variation over Temperature |  |  | $\begin{aligned} & \hline 23 \\ & 0.04 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} /{ }^{\circ} \mathrm{C} \end{aligned}$ |  |
| RETURN LOSS Input Output |  |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |  |
| POWER <br> Output Power for 1 dB Compression Saturated Output Power | $\begin{aligned} & \text { P1dB } \\ & \mathrm{P}_{\mathrm{SAT}} \end{aligned}$ |  | $\begin{aligned} & 33 \\ & 34 \end{aligned}$ |  | dBm <br> dBm |  |
| OUTPUT THIRD-ORDER INTERCEPT | IP3 |  | 39 |  | dBm | Output power (Роит) per tone $=22 \mathrm{dBm}$ |
| SUPPLY VOLTAGE | $V_{D D}$ | 4 | 5.5 | 6 | V |  |
| QUIESCENT SUPPLY CURRENT | IDDQ |  | 1300 |  | mA | Adjust $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ between -2 V and 0 V to achieve 1300 mA typical, $\mathrm{V}_{\mathrm{GX}}=-0.85 \mathrm{~V}$ typical to achieve $\mathrm{I}_{\mathrm{DDQ}}=1300 \mathrm{~mA}$ |

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D} 1}-\mathrm{V}_{\mathrm{D} 8}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{DDQ}}=1300 \mathrm{~mA}$, and frequency range $=29 \mathrm{GHz}$ to 34 GHz
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE |  | 29 |  | 34 | GHz |  |
| GAIN <br> Gain Variation over Temperature |  | 20.5 | $\begin{aligned} & \hline 23 \\ & 0.04 \end{aligned}$ |  | dB <br> $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |  |
| RETURN LOSS <br> Input <br> Output |  |  | $\begin{aligned} & 10 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |  |
| POWER <br> Output Power for 1 dB Compression Saturated Output Power | $\begin{aligned} & \mathrm{P} 1 \mathrm{~dB} \\ & \mathrm{P}_{\mathrm{SAT}} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 33 \\ 34 \\ \hline \end{array}$ |  | dBm <br> dBm |  |
| OUTPUT THIRD-ORDER INTERCEPT | IP3 |  | 37.5 |  | dBm | Pout per tone $=22 \mathrm{dBm}$ |
| SUPPLY VOLTAGE | V ${ }_{\text {D }}$ | 4 | 5.5 | 6 | V |  |
| QUIESCENT SUPPLY CURRENT | Idod |  | 1300 |  | mA | Adjust $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ between -2 and 0 V to achieve 1300 mA typical, $\mathrm{V}_{\mathrm{Gx}}=-0.85 \mathrm{~V}$ typical to achieve $\mathrm{I}_{\mathrm{DDQ}}=1300 \mathrm{~mA}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter ${ }^{1}$ | Rating |
| :---: | :---: |
| Drain Bias Voltage ( $\mathrm{V}_{\mathrm{Dx}}$ ) | 6.5 V |
| Gate Bias Voltage ( $\mathrm{VGx}_{\mathrm{G}}$ ) | -2 V to 0 V dc |
| Radio Frequency (RF) Input Power ( $\mathrm{RF}_{\text {IN }}$ ) | 20 dBm |
| Output Load Standing Wave Ratio (VSWR) | 7:1 |
| Junction Temperature to Maintain 1 Million Hour Mean Time to Failure (MTTF) | $175^{\circ} \mathrm{C}$ |
| Maximum Peak Reflow Temperature (MSL3) ${ }^{2}$ | $260^{\circ} \mathrm{C}$ |
| Nominal Junction Temperature $\left(\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{Dx}}=5.5 \mathrm{~V}\right)$ | $146.5^{\circ} \mathrm{C}$ |
| Continuous Power Dissipation, $\mathrm{P}_{\mathrm{DISS}}\left(\mathrm{T}_{\mathrm{A}}=\right.$ $85^{\circ} \mathrm{C}$, Derate $116.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ Above $85^{\circ} \mathrm{C}$ ) | 10.5 W |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ESD Sensitivity (Human Body Model) | Class $0 B$, passed $150 \mathrm{~V}$ |

${ }^{1}$ When referring to a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the Absolute Maximum Rating is listed. For full pin names of multifunction pins, refer to the Pin Configuration and Function Descriptions section.
${ }^{2}$ See the Ordering Guide for additional information.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the junction to case thermal resistance.
Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- |
| CG-32-2 ${ }^{1}$ | 8.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal resistance $\left(\theta_{\mathrm{f}}\right)$ is determined by simulation under the following conditions: the heat transfer is due solely to thermal conduction from the channel, through the ground pad, to the PCB, and the ground pad is held constant at the operating temperature of $85^{\circ} \mathrm{C}$.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,3,5,8,9 \\ & 16,17,20 \\ & 22,24,25 \\ & 32 \end{aligned}$ | GND | Ground. These pins are exposed ground pads that must be connected to RF and dc ground. |
| $\begin{gathered} 2,6,7,14, \\ 23,27 \end{gathered}$ | NIC | Not Internally Connected. These pins are not connected internally. However, all data is measured with these pins connected to RF and dc ground externally. |
| 4 | RFin | RF Input. This pin is dc-coupled and matched to $50 \Omega$. See Figure 4 for the RFin interface schematic. |
| 10, 31 | $\mathrm{V}_{\mathrm{G} 2}, \mathrm{~V}_{\mathrm{G} 1}$ | Gate Control for the Amplifier. Adjust $\mathrm{V}_{\mathrm{Gx}}$ to achieve the recommended bias current. External bypass capacitors of $100 \mathrm{pF}, 10 \mathrm{nF}$, and $4.7 \mu \mathrm{~F}$ are required. See Figure 7 for the $\mathrm{V}_{\mathrm{Gx}}$ interface schematic. $\mathrm{V}_{\mathrm{G} 1}$ and $\mathrm{V}_{\mathrm{G} 2}$ are internally connected. Therefore, external bias can be applied to either $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$. |
| $\begin{aligned} & 11,12,13 \\ & 15,26,28 \\ & 29,30 \end{aligned}$ | $V_{D 2}, V_{D 4}, V_{D 6}, V_{D 8}$, $V_{D 7}, V_{D 5}, V_{D 3}$, and $V_{D 1}$ | Drain Bias for the Amplifier. External bypass capacitors of $100 \mathrm{pF}, 0.01 \mu \mathrm{~F}$, and $4.7 \mu \mathrm{~F}$ are required on each pin. See Figure 5 for the $V_{D x}$ interface schematic. |
| 18 | V ReF | Reference Diode Used for Temperature Compensation of $V_{\text {Det }}$ RF Output Power Measurements. Used in combination with $\mathrm{V}_{\text {DET }}$, this voltage provides temperature compensation to $\mathrm{V}_{\text {DET }}$ RF output power measurements. See Figure 8 for the $\mathrm{V}_{\text {REF }}$ interface schematic. |
| 19 | Vdet | Detector Diode Used for Measurement of the RF Output Power. Detection via this pin requires the application of a dc bias voltage through the external series resistor. Used in combination with $\mathrm{V}_{\text {REF }}$, the difference voltage, $\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {DET }}$, is a temperature compensated dc voltage proportional to the RF output power. See Figure 9 for the $V_{\text {DET }}$ interface schematic. |
| 21 | RFout | RF Signal Output. This pad is dc-coupled and matched to $50 \Omega$ over the operating frequency range. See Figure 6 for the RFout interface schematic. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to RF and dc ground. |

## INTERFACE SCHEMATICS

#  

Figure 3. GND Interface Schematic


Figure 4. RFIN Interface Schematic


Figure 5. $V_{D 1}$ to $V_{D 8}$ Interface Schematic


Figure 6. RFout Interface Schematic


Figure 7. $V_{G 1}, V_{G 2}$ Interface Schematic


Figure 8. $V_{\text {REF }}$ Interface Schematic


Figure 9. $V_{D E T}$ Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. Broadband Gain (S21), Input Return Loss (S11), and Output Return Loss (S22) Response vs. Frequency


Figure 11. Input Return Loss (S11) vs. Frequency at Various Temperatures


Figure 12. P1dB vs. Frequency at Various Temperatures


Figure 13. Gain vs. Frequency at Various Temperatures


Figure 14. Output Return Loss (S22) vs. Frequency at Various Temperatures


Figure 15. P1dB vs. Frequency at Various Supply Voltages


Figure 16. P1dB vs. Frequency at Various Quiescent Currents


Figure 17. PSAT Vs. Frequency at Various Supply Voltages


Figure 18. Output IP3 vs. Frequency at Various Temperatures,
Poutper Tone $=22 \mathrm{dBm}$


Figure 19. PSAT Vs. Frequency at Various Temperatures


Figure 20. Psat vs. Frequency at Various Quiescent Currents


Figure 21. Output IP3 vs. Frequency at Various Supply Voltages, Poutper Tone $=22 \mathrm{dBm}$


Figure 22. Output IP3 vs. Frequency at Various Quiescent Currents,
Poutper Tone $=22 \mathrm{dBm}$


Figure 23. Output Third-Order Intermodulation Distortion (IM3) vs. Pout per Tone, VDD $=4.5 \mathrm{~V}$


Figure 24. Output $I M 3$ vs. Pout per Tone, $V_{D D}=5.5 \mathrm{~V}$


Figure 25. Output IM3 vs. Pout per Tone, $V_{D D}=4.0 \mathrm{~V}$


Figure 26. Output $I M 3$ vs. Pout per Tone, $V_{D D}=5.0 \mathrm{~V}$


Figure 27. Output IM3 vs. Pout per Tone, $V_{D D}=6.0 \mathrm{~V}$


Figure 28. PAE vs. Frequency at Various Temperatures, PAE Measured at $P_{S A T}$


Figure 29. PAE vs. Frequency at Various Supply Voltages, PAE Measured at $P_{\text {SAT }}$


Figure 30. Gain, Pout, PAE, and Drain Current (IDD) vs. Input Power, Power Compression at 29 GHz


Figure 31. PAE vs. Frequency at Various Quiescent Currents, PAE Measured at $P_{\text {SAT }}$


Figure 32. Gain, Pout, PAE, and $I_{D D}$ vs. Input Power,
Power Compression at 24 GHz


Figure 33. Gain, Pout, PAE, and $I_{D D}$ vs. Input Power,
Power Compression at 34 GHz


Figure 34. Gain, $P 1 d B$, and $P_{S A T}$ Vs. $V_{D D}$ at 24 GHz


Figure 35. Gain, $P 1 d B$, and $P_{S A T}$ Vs. $V_{D D}$ at 34 GHz


Figure 36. Gain, $P 1 d B$, and $P_{S A T}$ Vs. $I_{D D Q}$ at 29 GHz


Figure 37. Gain, P1dB, and PSAT VS. VDD at 29 GHz


Figure 38. Gain, $P 1 d B$, and $P_{S A T}$ vs. $I_{D D Q}$ at $24 G H z$


Figure 39. Gain, $P 1 d B$, and $P_{S A T}$ vs. $I_{D D Q}$ at $34 G H z$


Figure 40. Reverse Isolation (S12) vs. Frequency at Various Temperatures




Figure 42. VREF - VDET vs. Output Power at Various Temperatures at 34 GHz


Figure 43. VREF - VDET Vs. Output Power at Various Frequencies


Figure 44. VREF - VDET Vs. Output Power at Various Temperatures at 29 GHz


Figure 45. Gate Current (IGG) vs. Input Power at Various Frequencies

## Data Sheet



Figure 46. Power Dissipation vs. Input Power at Various Frequencies, $T_{A}=85^{\circ} \mathrm{C}$


Figure 47. I $I_{D D Q}$ vs. Gate Bias Voltage $\left(V_{G x}\right), V_{D x}=5.5 V$, Representative of a Typical Device

## THEORY OF OPERATION

The HMC943APM5E is a GaAs, pHEMT, MMIC, $>1.5$ W power amplifier consisting of four cascaded gain stages. A simplified schematic is shown in Figure 48. The input signal is evenly divided and amplified through four gain stages. These amplified signals are then recombined at the output. Both inputs and outputs are internally matched to $50 \Omega$ for ease of use.

Device drain connections for all stages are available at the package leads. Gate voltage bias can be applied to either $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ because the bias is internally connected to the gates of devices for all stages.


Figure 48. Simplified Schematic Diagram of Amplifier Stages

## APPLICATIONS INFORMATION

The HMC943A is a GaAs, pHEMT, MMIC power amplifier.
Capacitive bypassing is required for $V_{D x}$ as well as for $V_{G x}$ (see Figure 51). Drain bias voltage must be applied to all $V_{D x}$ pins, and gate bias voltage must be applied to $\mathrm{V}_{\mathrm{Gx}}$. Though the $\mathrm{RF}_{\text {IN }}$ and RFout ports ac couple the signal, dc paths to GND are provided to increase the ESD robustness of the device. External dc blocking of both $\mathrm{RF}_{\text {In }}$ and $\mathrm{RF}_{\text {out }}$ is desirable when appreciable levels of dc are expected to be present.
All measurements for this device are taken using the evaluation board schematic shown in Figure 51, configured as shown in the evaluation PCB in Figure 50.

The recommended bias sequence during power-up is as follows:

1. Connect the power supply ground to circuit ground (GND).
2. Set $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ to -2 V .
3. Set $\mathrm{V}_{\mathrm{Dx}}$ to 5.5 V .
4. Slowly increase $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ from -2 V until typical $\mathrm{I}_{\mathrm{DDQ}}=1300 \mathrm{~mA}$ is reached.
5. Apply the RF signal.

The recommended bias sequence during power-down is as follows:

1. Turn the RF signal off.
2. Decrease $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ back to -2 V .
3. Decrease $V_{D x}$ to 0 V .
4. Decrease $\mathrm{V}_{\mathrm{G} 1}$ or $\mathrm{V}_{\mathrm{G} 2}$ to 0 V .

The bias conditions previously listed $\left(\mathrm{V}_{\mathrm{Dx}}=5.5 \mathrm{~V}\right.$, $\left.\mathrm{I}_{\mathrm{DDQ}}=1300 \mathrm{~mA}\right)$ are the recommended operating points to achieve optimum performance. The data used in this data sheet is taken with the recommended bias conditions. When using the HMC943APM5E with different bias conditions, different performance conclusions may result other than from what is shown in the Typical Performance Characteristics section.

The $V_{\text {Det }}$ and $V_{\text {ReF }}$ pins are the output pins for the internal power detector. The $V_{\text {Det }}$ pin is the dc voltage output pin that represents the RF output power rectified by the internal diode and capacitor, which is biased through an external resistor. The $\mathrm{V}_{\text {ref }} \mathrm{p}$ in is the dc voltage output pin that represents the reference diode voltage, which is biased through an external resistor. This voltage is then used to compensate for the temperature variation effects on both diodes. A typical circuit is shown in the Evaluation Board Schematic section that reads out the output voltage and represents the RF output power as shown in Figure 51.

## POWER DETECTION

This device has internal output power detection, shown in Figure 49. Power detection is achieved through referencing $\mathrm{V}_{\text {ref }}-\mathrm{V}_{\mathrm{det}}$ to the corresponding output power. The sensing circuit is composed of two diode connected circuit paths, Vref and $V_{\text {det. }} V_{\text {det }}$ changes when the $R F$ output signal couples to the $V_{\text {det }}$ path. The coupled RF signal is then rectified by the detector diode and smoothed out by the shunt capacitor. Because the forward bias voltage for the detector diode is temperature dependent, $\mathrm{V}_{\text {REF }}$ is used as reference to compensate for temperature in calculation.


Figure 49. Power Detection Circuit

## EVALUATION BOARD

The HMC943APM5E evaluation board is a 2-layer board fabricated using Rogers 4350 material and best practices for high frequency RF design. The RF input and RF output traces have a $50 \Omega$ characteristic impedance. The circuit board is attached to a heat sink using SN96 solder and provides a low thermal resistance path. Components are mounted using SN63 solder, allowing rework of the surface-mount components without compromising the circuit board to heat sink attachment.
The evaluation board and populated components are designed to operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. During operation, to control the temperature of the HMC943APM5E, attach the evaluation board to a temperature controlled plate. For proper bias sequence, see the Applications Information section.
The evaluation board schematic is shown in Figure 51. A fully populated and tested evaluation board (see Figure 50) is available


Figure 50. Evaluation PCB from Analog Devices, Inc., upon request.

Table 6. Bill of Materials for Evaluation PCB EV1HMC943APM5

| Item | Description |
| :--- | :--- |
| $\mathrm{J7}, \mathrm{~J} 2$ | Connectors, SRI K connector, SRI 25-146-1000-92 |
| $\mathrm{J} 3, \mathrm{J4}$ | DC pins |
| C1 to C10 | 100 pF capacitors, 0402 package |
| C11 to C20 | $10,000 \mathrm{pF}$ capacitors, 0402 package |
| C21 to C30 | $4.7 \mu$ F capacitors, Case A package |
| R1, R2 | $40.2 \mathrm{k} \Omega$ resistors, 0402 package |
| U1 | HMC943APM5E amplifier |
| Heat Sink | Used for thermal transfer from the HMC943APM5E amplifier |
| PCB | EV1HMC943APM5 ${ }^{1}$ |

${ }^{1}$ Circuit board material is Rogers 4350.

## EVALUATION BOARD SCHEMATIC



Figure 51. Evaluation Board Schematic

## OUTLINE DIMENSIONS



Figure 52. 32-Lead Lead Frame Chip Scale Package [LFCSP_CAV]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 1.25 mm Package Height
(CG-32-2)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1,2}$ | Temperature Range | Moisture Sensitivity Level (MSL) Rating ${ }^{\mathbf{3}}$ | Package Description $^{4}$ | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| HMC943APM5E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 32 -Lead LFCSP_CAV | CG-32-2 |
| HMC943APM5ETR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSL3 | 32-Lead LFCSP_CAV | CG-32-2 |
| EV1HMC943APM5 |  |  | Evaluation Board |  |

${ }^{1}$ All models are RoHS compliant parts.
${ }^{2}$ When ordering the evaluation board, reference Model Number EV1HMC943APM5.
${ }^{3}$ See the Absolute Maximum Ratings section for additional information.
${ }^{4}$ The lead finish of the HMC943APM5E and the HMC943APM5ETR is nickel palladium gold (NiPdAu).

