

LTC3529

FEATURES

- Compact Solution for 5V USB On-The-Go **V_{BUS} Power**
- 5V at 500mA from Single Li-Ion Cell
- Automatic Fault Detection
- \blacksquare High Efficiency: Up to 95%
- V_{IN} Range: 1.8V to 5.25V
- ⁿ **Fixed 5V Output**
- ⁿ **Short-Circuit Protection**
- \blacksquare **1.5MHz Low Noise, Fixed Frequency PWM**
- Inrush Current Limiting and Internal Soft-Start
- Output Disconnect
- <1uA Quiescent Current in Shutdown
- \blacksquare V_{IN} > V_{OUT} Operation
- \blacksquare 8-Lead, 2mm \times 3mm DFN Package

APPLICATIONS

- **Personal Media Players**
- Digital Video Cameras
- Digital Multimedia Broadcast Tuners
- **Digital Cameras**
- Smart Phones

1.5A, 1.5MHz Step-Up DC/DC Converter in $2mm \times 3mm$ DFN

DESCRIPTION

The LTC®3529 is a 5V output, synchronous, fixed frequency step-up DC/DC converter optimized for USB On-The-Go (OTG) hosting applications. This compact USB OTG 5V V_{BUS} converter features a 1.5MHz switching frequency, internal compensation and a tiny $2mm \times 3mm$ DFN package. The LTC3529 can operate from input voltages as low as 1.8V.

USB OTG-specific features include a fault flag with 22ms deglitching to indicate when the bus is overloaded, output disconnect and short-circuit protection. Following a fault, the LTC3529 can be programmed to either latchoff or restart after a time-out duration.

Additional features include a <1uA shutdown mode, soft-start, inrush current limiting and thermal overload protection. Anti-ring circuitry reduces EMI during low power operation. The LTC3529 is offered in an 8-lead $2mm \times 3mm \times 0.75mm$ DFN package.

 $\sqrt{27}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6404251, 6166527.

TYPICAL APPLICATION

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION (Note 1)

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V_{IN} = 3.6V, V_{OUT} = 5V unless otherwise noted.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_A = 25°C. V_{IN} = 3.6V, V_{OUT} = 5V unless otherwise noted.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3529 is guaranteed to meet performance specifications from 0° C to 85 $^{\circ}$ C. Specifications over the -40° C to 85 $^{\circ}$ C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4: Current measurements are performed when the LTC3529 is not switching. The current limit values in operation will be somewhat higher due to the propagation delay of the comparators.

Note 5: Specification is guaranteed by design and not 100% tested in production.

TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL PERFORMANCE CHARACTERISTICS

3529 G12

TEMPERATURE (°C) –50 125 –25 0 25 50 75 100

3529 G13

ILOAD (mA)

100 200 300 400 500

0

–0.4 –0.3 –0.2 –0.1

–0.5

3529fb

60

20 40

 $_{-50}^{0}$

PIN FUNCTIONS

V_{OUT} (Pin 1): Converter Output, Voltage Sense Input and Drain of the Internal Synchronous Rectifier MOSFET. Driver bias is derived from V_{OUT} . PCB trace length from V_{OUT} to the output filter capacitor(s) should be as short and wide as possible.

SW (Pin 2): Switch Node. This node connects to one side of the inductor. Keep PCB traces as short and wide as possible to reduce EMI and voltage overshoot. If the inductor current falls to zero, or SHDN is low, an internal $100Ω$ anti-ringing switch is connected between SW and V_{IN} to minimize EMI.

SHDN (Pin 3): Active-Low Shutdown Input. Forcing this pin above 1V enables the converter. Forcing this pin below 0.35V disables the converter. Do not float this pin.

PGND (Pin 4): High Current Ground Connection. The PCB trace connecting this pin to ground should be as short and as wide as possible.

FAULT (Pin 5): Open-Drain Fault Indicator Output. Pulls low when an overcurrent condition exists for more than 22ms.

SNSGND (Pin 6): This pin must be connected to ground.

RST (Pin 7): Logic Input to Select Automatic Restart or Latchoff Following a Fault Shutdown.

- RST = High: Auto-reset mode. In this mode, the LTC3529 will automatically attempt to restart 22ms (typically) after a fault shutdown.
- RST = Low: Latchoff mode. In this mode, the LTC3529 will latch off for a fault shutdown. The IC will not restart until the SHDN pin is toggled or the supply voltage is cycled.

V_{IN} (Pin 8): Input Supply Pin.

Exposed Pad (Pin 9): Small Signal Ground. This is the ground reference for the internal circuitry of the LTC3529 and must be connected directly to ground.

BLOCK DIAGRAM

OPERATION

The LTC3529 is a 1.5MHz synchronous boost converter in an 8-lead $2mm \times 3mm$ DFN package. The device operates with an input voltage as low as 1.8V and features fixedfrequency current-mode PWM control for exceptional line and load regulation. Internal MOSFET switches with low $R_{DS(ON)}$ and low gate charge enable the device to maintain high efficiency over a wide range of load current.

PWM Operation

The LTC3529 operates in a fixed-frequency PWM mode using current-mode control at all load currents. At very light loads, the LTC3529 will exhibit pulse-skipping operation.

Soft-Start

The LTC3529 provides soft-start by ramping the inductor current limit from zero to its peak value in approximately 2ms. The internal soft-start capacitor is discharged in the event of a fault, thermal shutdown or when the IC is disabled via the SHDN pin.

3529fb

OPERATION

Oscillator

An internal oscillator sets the switching frequency to 1.5MHz.

Shutdown

The LTC3529 is shut down by pulling the SHDN pin below 0.35V, and activated by pulling the SHDN pin above 1V. Note that $\overline{\text{SHDN}}$ can be driven above V_{IN} or V_{OUT}, as long as it is limited to less than the absolute maximum rating.

Error Amplifier

The error amplifier is a transconductance amplifier with an internal compensation network. Internal clamps limit the minimum and maximum error amplifier output voltage to improve the large-signal transient response.

Current Sensing

Lossless current sensing converts the peak current signal of the N-channel MOSFET switch into a voltage that is summed with the internal slope compensation. The summed signal is compared to the error amplifier output to provide a peak current control command for the PWM. Peak switch current is limited to approximately 2A independent of input or output voltage.

Current Limit

The current limit comparator shuts off the N-channel MOSFET switch when the current limit threshold is reached. The current limit comparator delay time to output is typically 40ns.

Fault Detection

To prevent the device from providing power to a shorted output, the switch current is monitored to detect an overcurrent condition. In the event that the switch current reaches the current limit for longer than 22ms, the fault flag is asserted (\overline{FAULT} pulls low) and the device is shut down. If the auto-restart option is enabled (RST high), the device will automatically attempt to restart every 22ms until the short is removed. If auto-restart is disabled (RST low), the IC will remain shut down until being manually restarted by toggling $\overline{\text{SHDN}}$ or cycling the input voltage. A soft-start sequence is initiated when the device restarts. If output short-circuits are common in the application,

latchoff mode is highly recommended for maximum level of robustness.

Note: When V_{OUT} is released from a short-circuit condition, it is possible for the output to momentarily exceed the maximum output voltage rating. In cases where repeated shorts are expected, V_{OUT} should be protected by the addition of a 5.6V Zener clamp from V_{OUT} to GND. Alternatively, C_{OUT} can be increased to 47 μ F or greater.

Zero-Current Comparator

The zero-current comparator monitors the inductor current to the output and shuts off the synchronous rectifier when this current falls below approximately 20mA. This prevents the inductor current from reversing in polarity, thereby improving efficiency at light loads.

Anti-Ringing Control

The anti-ringing circuit connects a resistor across the inductor to damp the ringing on SW in discontinuous conduction mode. The ringing of the resonant circuit formed by L and C_{SW} (capacitance on the SW pin) is low energy but can cause EMI radiation.

Output Disconnect

The LTC3529 provides true output disconnect by eliminating body diode conduction of the internal P-channel MOSFET rectifier. This allows V_{OUT} to go to zero volts during shutdown, drawing no current from the input source. It also provides inrush current limiting at turn-on, minimizing surge currents seen by the input supply.

Thermal Shutdown

If the die temperature reaches approximately 160°C, the device enters thermal shutdown, the fault flag is asserted (FAULT pulls low) and all switches are turned off. The device is enabled and a soft-start sequence is initiated when the die temperature drops by approximately 10°C.

PCB Layout

Due to the high frequency operation of the LTC3529, board layout is extremely critical to minimize transients caused by stray inductance. Keep the output filter capacitor as close as possible to the V_{OUT} pin and use very low ESR/ESL ceramic capacitors tied to a good ground plane.

APPLICATIONS INFORMATION

The basic LTC3529 application circuit is shown in the Typical Application on the front page. The external component selection is determined by the desired output current and ripple voltage requirements of each particular application. However, basic guidelines and considerations for the design process are provided in this section.

Output Capacitor Selection

A low ESR (equivalent series resistance) output capacitor should be used at the output of the LTC3529 to minimize the output voltage ripple. Multilayer ceramic capacitors are an excellent choice as they have extremely low ESR and are available in small footprints. X5R and X7R dielectric materials are strongly recommended over Y5V dielectric because of their improved voltage and temperature coefficients. Neglecting the capacitor ESR and ESL (equivalent series inductance), the peak-to-peak output voltage ripple can be calculated by the following formula, where f is the frequency in MHz, $C_{\Omega I T}$ is the capacitance in μ F, and $I_{L \Omega A D}$ is the output current in amps.

$$
\Delta V_{P-P} = \frac{I_{LOAD} (V_{OUT} - V_{IN})}{C_{OUT} \cdot V_{OUT} \cdot f}
$$

The internal loop compensation of the LTC3529 is designed to be stable with output capacitor values of 6.5μF or greater. This complies with USB On-The-Go specifications, which limit the output capacitance to 6.5μF. In general use of the LTC3529, the output capacitor should be chosen large enough to reduce the output voltage ripple to acceptable levels. A 6.8μF to 10μF output capacitor is sufficient for most applications. Larger values up to 22μF may be used to obtain extremely low output voltage ripple and improved transient response.

Although ceramic capacitors are recommended, low ESR tantalum capacitors may also be used. A small ceramic capacitor in parallel with a larger tantalum capacitor is recommended in demanding applications that have large load transients.

Input Capacitor Selection

Low ESR input capacitors reduce input switching noise and reduce the peak current drawn from the battery. It follows that ceramic capacitors are also a good choice for input decoupling and should be located as close as possible to the device. A 3.3µF input capacitor is sufficient for most applications. Larger values may be used without limitation.

Capacitor Vendor Information

Both the input and output capacitors used with the LTC3529 must have low ESR and be designed to handle the large AC currents generated by switching converters. The vendors in Table 1 provide capacitors that are well suited to LTC3529 application circuits.

Table 1. Capacitor Vendor Information

APPLICATIONS INFORMATION

Inductor Selection

The LTC3529 can utilize small surface-mount chip inductors due to its fast 1.5MHz switching frequency. Larger values of inductance will allow slightly greater output current capability by reducing the inductor ripple current. Increasing the inductance above 10μH will increase component size while providing little improvement in output current capability.

USB On-The-Go specifications limit output capacitance to 6.5μF. When using a 6.5μF output capacitance, a 4.7μH inductor must be used to maintain stability. Larger inductors may be used with larger output capacitors.

The minimum inductance value for a given allowable inductor ripple ΔI (in Amps peak-to-peak) is given by:

$$
L > \frac{V_{IN(MIN)} \cdot (V_{OUT} - V_{IN(MIN)})}{\Delta I \cdot f \cdot V_{OUT}} \mu H
$$

where $V_{IN(MIN)}$ is the minimum input voltage, f is the operating frequency in MHz (1.5MHz Typ), and V_{OUT} is the output voltage (5V).

The inductor current ripple is typically set for 20% to 40% of the maximum inductor current (I_P) . High frequency ferrite core inductor materials reduce frequency dependent power losses compared to cheaper powdered iron cores, improving efficiency. To achieve high efficiency, a low ESR inductor should be utilized. The inductor must have a saturation current rating greater than the worst case average inductor current plus half the ripple current. Molded chokes and some chip inductors usually do not have enough core to support peak LTC3529 inductor currents. To minimize radiated noise, use a shielded inductor. See Table 2 for suggested components and suppliers.

Table 2. Representative Surface Mount Inductors

PCB Layout Guidelines

The LTC3529 switches large currents at high frequencies. Special care should be given to the PCB layout to ensure stable, noise-free operation. Figure 1 depicts the recommended PCB layout to be utilized for the LTC3529. A few key guidelines follow:

- 1. All circulating current paths should be kept as short as possible. This can be accomplished by keeping the copper traces to all components in Figure 1 short and wide. Capacitor ground connections should via down to the ground plane in the shortest route possible. The bypass capacitors on V_{IN} and V_{OUT} should be placed close to the IC and should have the shortest possible paths to ground.
- 2. The PGND pin should be shorted directly to the exposed pad, as shown in Figure 1. This provides a single point connection between the small signal ground and the power ground, as well as a wide trace for power ground.
- 3. All the external components shown in Figure 1 and their connections should be placed over a complete ground plane.
- 4. Use of multiple vias in the die attach pad will enhance the thermal environment of the converter, especially if the vias extend to a ground plane region on the exposed bottom surface or inner layers of the PCB.

Figure 1. LTC3529 Recommended PCB Layout

TYPICAL APPLICATIONS

Li-Ion Battery to 5V at 100mA or 500mA for USB OTG Host Supply

POWER LOSS (W)

0.7 0.6

0.5 0.4 0.3 0.2

PACKAGE DESCRIPTION

8-Lead Plastic DFN (2mm × **3mm)** (Reference LTC DWG # 05-08-1718 Rev A) 0.70 ± 0.05 $-1.35 + 0.05 +$ $3.50 + 0.05$ 1.65 ± 0.05 2.10 ± 0.05 PACKAGE OUTLINE -0.25 ± 0.05 0.45 BSC 1.35 REF ╶╟╾ RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED $R = 0.115$ 2.00 ± 0.10 0.40 ± 0.10 (2 SIDES) TYP
5 $R = 0.05$ 5 8 TYP $\big\downarrow$ $\frac{1}{1}$ 1.35 \pm 0.10→ 1.65 ± 0.10 3.00 ± 0.10 (2 SIDES) PIN 1 NOTCH $-R = 0.20$ OR 0.25 PIN 1 BAR TOP MARK \times 45° CHAMFER (SEE NOTE 6) (106 RFV A 4 | | | | | 1 -0.23 ± 0.05 0.45 BSC 0.75 ± 0.05 0.200 REF -1.35 REF \rightarrow BOTTOM VIEW—EXPOSED PAD $0.00 - 0.05$ ᠯ NOTE: 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE

DCB Package

TOP AND BOTTOM OF PACKAGE

RELATED PARTS

ThinSOT is a trademark of Linear Technology Corporation.

