## features

- Dual 4A Output Power Supply with 1.5A VLDOTM
- Short-Circuit and Overtemperature Protection
- Power Good Indicators

Switching Regulators Section-Current Mode Control

- Input Voltage Range: 2.375V to 5.5 V
- 4A DC Typical, 5A Peak Output Current Each
- 0.8 V Up to 5 V Output Each, Parallelable
- $\pm 2 \%$ Total DC Output Error
- Output Voltage Tracking
- Up to $95 \%$ Efficiency
- Programmable Soft-Start


## VLDO Section

- VLDO, 1.14V to 3.5 V Input Range
- VLDO, 0.4 V to $2.6 \mathrm{~V}, 1.5 \mathrm{~A}$ Output
- VLDO, 40dB Supply Rejection at $\mathrm{f}_{\mathrm{sw}}$
- $\pm 1 \%$ Total DC Output Error
- Small and Very Low Profile Package:
$15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 2.82 \mathrm{~mm}$


## APPLICATIONS

- Telecom and Networking Equipment
- Industrial Power Systems
- Low Noise Applications
- FPGA, SERDES Power
$\boldsymbol{\Sigma}$, LT, LTC, LTM, Linear Technology, the Linear logo, $\mu$ Module and PolyPhase are registered trademarks and VLDO and LTpowerCAD are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 6580258, 6304066, 6127815, 6498466, 6611131, 6724174


## Triple Output, Low Voltage DC/DC $\mu$ Module Regulator

## DESCRIPTIOn

The LTM ${ }^{\circledR} 4615$ is a complete 4A dual output switching mode DC/DC power supply plus an additional 1.5A VLDO (very low dropout) linear regulator. Included in the package are the switching controllers, power FETs, inductors, a 1.5 A regulator and all support components. The dual 4A DC/DC converters operate over an input voltage range of 2.375 V to 5.5 V , and the VLDO operates from a 1.14 V to 3.5 V input. The LTM4615 supports output voltages ranging from 0.8 V to 5 V for the $\mathrm{DC} / \mathrm{DC}$ converters, and 0.4 V to 2.6 V for the VLDO. The three regulator output voltages are set by a single resistor for each output. Only bulk input and output capacitors are needed to complete the design.
The low profile package $(2.82 \mathrm{~mm})$ enables utilization of unused space on the bottom of PC boards for high density point of load regulation. High switching frequency and a current mode architecture enables a very fast transient response to line and load changes without sacrificing stability. The device supports output voltage tracking for supply rail sequencing.
Additional features include overvoltage protection, overcurrent protection, thermal shutdown and programmable soft-start. The power module is offered in a space saving and thermally enhanced $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 2.82 \mathrm{~mm}$ LGA package. The LTM4615 is RoHS compliant with Pb -free finish.

TYPICAL APPLICATION
1.2 V at $4 \mathrm{~A}, 1.5 \mathrm{~V}$ at 4 A and 1 V at $1 \mathrm{~A} \mathrm{DC} / \mathrm{DC} \mu$ Module ${ }^{\circledR}$ Regulator


Efficiency vs Output Current


## ABSOLUTE MAXIMUM RATIOGS

(Note 1)
Switching Regulators
VIN1, VIN2, PGOOD1, PGOOD2..................... -0.3 V to 6V
COMP1, COMP2, RUN/SS1, RUN/SS2
$\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\text {FB2 } 2}$,TRACK1, TRACK2 ..................... -0.3 V to $\mathrm{V}_{\text {IN }}$
SW, V OUt ..................................... -0.3 V to ( $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ )
Very Low Dropout Regulator
LDO_IN, PGOOD3, EN3............................... -0.3 V to 6V
LDO_OUT...................................................... 0.3 to 4V
FB3 $\qquad$ $\mathrm{V}+0.3 \mathrm{~V}$ )
LDO_OUT Short-Circuit................................... Indefinite
Internal Operating Temperature Range
(Notes 2, 5) $\qquad$ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Junction Temperature .......................................... $125^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



## ORDER INFORMATION

| LEAD FREE FINISH | TRAY | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE $^{\dagger}$ |
| :--- | :--- | :--- | :--- | :--- |
| LTM4615EV\#PBF | LTM4615EV\#PBF | LTM4615V | $144-$ Lead $(15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 2.82 \mathrm{~mm})$ LGA | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTM4615IV\#PBF | LTM4615IV\#PBF | LTM4615V | $144-$ Lead $(15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 2.82 \mathrm{~mm})$ LGA | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

[^0]ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full internal operating temperature range (Note 2), otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{LDO} \_\mathrm{IN}=1.2 \mathrm{~V}$ unless otherwise noted. Per Typical Application Figure 12.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Regulator Section: per Channel |  |  |  |  |  |  |  |
| $\mathrm{VIN}(\mathrm{DC})$ | Input DC Voltage Range |  | $\bullet$ | 2.375 |  | 5.5 | V |
| $\mathrm{V}_{\text {OUT(DC) }}$ | Output DC Voltage Range |  | $\bullet$ | 0.8 |  | 5.0 | V |
| $V_{\text {OUT(DC) }}$ | Output Voltage | $\begin{aligned} & \mathrm{C}_{\text {IN }}=22 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FB}}=5.76 \mathrm{k}, \\ & \mathrm{~V}_{\text {IN }}=2.375 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \text { I IUT }=0 \mathrm{~A} \text { to } 4 \mathrm{~A} \text { (Note } 6 \text { ) } \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | $\begin{gathered} 1.460 \\ 1.45 \end{gathered}$ | $\begin{aligned} & 1.49 \\ & 1.49 \end{aligned}$ | $\begin{aligned} & 1.512 \\ & 1.512 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IN(UVLO) }}$ | Undervoltage Lockout Threshold | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$ |  | 1.6 | 2 | 2.3 | V |
| IINRUSH(VIN) | Input Inrush Current at Start-Up | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=0 \mathrm{~A}, \mathrm{C}_{\text {IN }}=22 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.35 |  | A |
| $\mathrm{I}_{\text {Q(VIN) }}$ | Input Supply Bias Current | $\mathrm{V}_{\text {IN }}=2.375 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$, Switching Continuous $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$, Switching Continuous Shutdown, RUN $=0, V_{\text {IN }}=5 \mathrm{~V}$ |  |  | $\begin{gathered} 28 \\ 45 \\ 7 \end{gathered}$ | 12 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| $\mathrm{I}_{\text {S(VIN }}$ | Input Supply Current | $\begin{aligned} & V_{\text {IN }}=2.375 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=4 \mathrm{~A} \\ & \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=4 \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 3.2 \\ 1.48 \end{gathered}$ |  | A |
| IOUT(DC) | Output Continuous Current Range | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ (Note 6) |  | 0 |  | 4 | A |
| $\frac{\left.\Delta V_{\text {OUT(LOAD }}+\text { LINE }\right)}{V_{\text {OUT }}}$ | Load and Line Regulation Accuracy | $\begin{gathered} \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, 0 \mathrm{~A} \text { to } 4 \mathrm{~A}(\text { (Note } 6) \\ \mathrm{V}_{\text {IN }}=2.375 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | $\bullet$ |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.3 \end{aligned}$ | $\begin{gathered} \pm 1.30 \\ \pm 1.6 \end{gathered}$ | \% |
| $V_{\text {OUT(AC) }}$ | Output Ripple Voltage | $\begin{array}{r} I_{\text {OUT }}=0 \mathrm{~A}, C_{\text {OUT }}=100 \mu \mathrm{~F} \\ V_{\text {IN }}=5 \mathrm{~V}, V_{\text {OUT }}=1.5 \mathrm{~V} \end{array}$ |  |  | 12 |  | $m V_{\text {P-p }}$ |
| $\mathrm{f}_{\text {s }}$ | Output Ripple Voltage Frequency | $\mathrm{I}_{\text {OUT }}=4 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  |  | 1.25 |  | MHz |
| $\Delta \mathrm{V}_{\text {OUT(START) }}$ | Turn-On Overshoot | $\begin{aligned} & C_{\text {OUT }}=100 \mu \mathrm{~F}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{RUN} / \mathrm{SS}=10 \mathrm{nF}, \\ & \text { IOUT }^{\text {OUA }}=0 \mathrm{~A} \\ & V_{\text {IN }}=3.3 \mathrm{~V} \\ & V_{\text {IN }}=5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ |
| $\mathrm{t}_{\text {START }}$ | Turn-On Time |  |  |  | 0.5 |  | ms |
| $\Delta \mathrm{V}_{\text {OUT(LS) }}$ | Peak Deviation for Dynamic Load | Load: 0\% to 50\% to 0\% of Full Load, $C_{\text {OUT }}=100 \mu \mathrm{~F}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  |  | 25 |  | mV |
| $\mathrm{t}_{\text {SETtLE }}$ | Settling Time for Dynamic Load Step | Load: 0\% to 50\% to 0\% of Full Load, $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  |  | 10 |  | $\mu \mathrm{s}$ |
| $\underline{\text { IOUT(PK) }}$ | Output Current Limit | $\mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  |  | 8 |  | A |
| $\mathrm{V}_{\text {FB }}$ | Voltage at FB Pin | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 0.790 \\ & 0.786 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.807 \\ & 0.809 \end{aligned}$ | V |
| $\mathrm{I}_{\text {FB }}$ |  |  |  |  | 0.2 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {RUN }}$ | RUN Pin On/Off Threshold |  |  | 0.6 | 0.75 | 0.9 | V |
| ITRACK | TRACK Pin Current |  |  |  | 0.2 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TRACK (0FFSET) }}$ | Offset Voltage | TRACK $=0.4 \mathrm{~V}$ |  |  | 30 |  | mV |
| $\mathrm{V}_{\text {TRACK(RANGE) }}$ | Tracking Input Range |  |  | 0 |  | 0.8 | V |
| $\underline{\mathrm{R}_{\text {FBHI }}}$ | Resistor Between $\mathrm{V}_{\text {OUT }}$ and FB Pins |  |  | 4.96 | 4.99 | 5.02 | k $\Omega$ |
| $\triangle V_{\text {PGOOD }}$ | PGOOD Range |  |  |  | $\pm 7.5$ |  | \% |
| RPG00D | PGOOD Resistance | Open-Drain Pull-Down |  |  | 90 | 150 | $\Omega$ |

## LTM4615

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full internal operating temperature range (Note 2), otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I}}=5 \mathrm{~V}, \mathrm{LDO} \mathrm{IN}=1.2 \mathrm{~V}$ unless otherwise noted. Per Typical Application Figure 12.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VLDO Section |  |  |  |  |  |  |  |
| VLDO_IN | Operating Voltage | (Note 3) | $\bullet$ | 1.14 |  | 3.5 | V |
| IIN(LDO_IN) | Operating Current | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{EN3}=1.2 \mathrm{~V}$ |  |  | 1 |  | mA |
| $1 \mathrm{IN(SHDN})$ | Shutdown Current | EN3 $=0 \mathrm{~V}, \mathrm{LDO}$ _IN $=1.5 \mathrm{~V}$ |  |  | 0.6 | 20 | $\mu \mathrm{A}$ |
| $V_{\text {BOOST3 }}$ | BOOST3 Output Voltage | EN3 $=1.2 \mathrm{~V}$ |  | 4.8 | 5 | 5.2 | V |
| $\mathrm{V}_{\text {BOOST3(UVLO) }}$ | Undervoltage Lockout |  |  |  | 4.3 |  | V |
| $V_{\text {FB3 }}$ | FB3 Internal Reference Voltage | $\begin{aligned} & 1 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 1.5 \mathrm{~A}, 1.14 \mathrm{~V} \leq \mathrm{V}_{\text {LDO }} \mathrm{IN} \leq 3.5 \mathrm{~V}, \\ & \text { BOOST3 }=5 \mathrm{~V}, 1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.59 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.397 \\ & 0.395 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.404 \\ & 0.405 \end{aligned}$ | V |
| VLDO_OUT | Output Voltage Range |  |  | 0.4 |  | 2.6 | V |
| $\mathrm{V}_{\mathrm{DO}}$ | Dropout Voltage | $\mathrm{V}_{\text {LDO_IN }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {FB3 }}=0.38 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1.5 \mathrm{~A}($ Note 4) |  |  | 100 | 250 | mV |
| LDO_RHI | LDO Top Feedback Resistor |  |  | 4.96 | 4.99 | 5.02 | k $\Omega$ |
| I OUT | Output Current | $\mathrm{V}_{\text {EN3 }}=1.2 \mathrm{~V}$ | - | 1.5 |  |  | A |
| ILIM | Output Current Limit | (Note 5) |  |  | 2.5 |  | A |
| $\underline{e_{n}}$ | Output Voltage Noise | Frequency $=10 \mathrm{~Hz}$ to 1MHz, $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ |  |  | 300 |  | $\mu \mathrm{RMS}$ |
| $\mathrm{V}_{\text {IH_EN3 }}$ | EN3 Input High Voltage | $1.14 \mathrm{~V} \leq \mathrm{V}_{\text {LDO }}$ IN $\leq 3.5 \mathrm{~V}$ | - | 1 |  |  | V |
| $\mathrm{V}_{\text {IL_EN3 }}$ | EN3 Input Low Voltage | $1.14 \mathrm{~V} \leq \mathrm{V}_{\text {LDO_IN }} \leq 3.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| IIN_EN3 | EN3 Input Current |  |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| V0L_PG00D3 | PGOOD Low Voltage | $\mathrm{I}_{\text {PGOOD3 }}=2 \mathrm{~mA}$ |  |  | 0.1 | 0.4 | V |
| PGOOD Threshold | Output Threshold Relative to $\mathrm{V}_{\text {FB3 }}$ | PGOOD3 High to Low PGOOD3 Low to High |  | $\begin{gathered} \hline-14 \\ -4 \\ \hline \end{gathered}$ | $\begin{gathered} -12 \\ -3 \end{gathered}$ | $\begin{gathered} \hline-10 \\ -2 \end{gathered}$ | \% |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTM4615 is tested under pulsed load conditions such that $\mathrm{T}_{\mathrm{J}} \approx \mathrm{T}_{\mathrm{A}}$. The LTM4615E is guaranteed to meet performance specifications over the $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ internal operating temperature range. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4615I is guaranteed to meet specifications over the full internal operating temperature range. Note that the maximum ambient temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: Minimum operating voltage required for regulation is:
$\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {OUT(MIN) }}+\mathrm{V}_{\text {DROPOUT }}$
Note 4: Dropout voltage is the minimum input to output differential needed to maintain regulation at a specified output current. In dropout the output voltage will be equal to $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {DROPOUT }}$.
Note 5: The LTM4615 has overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperatures will exceed $125^{\circ} \mathrm{C}$ when overtemperature is activated. Continuous overtemperature activation can impair long-term reliability.
Note 6: See output current derating curves for different $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}$ and $\mathrm{T}_{\mathrm{A}}$.

## TYPICAL PERFORMANCE CHARACTERISTICS

## Switching Regulators



4615 G01
Minimum Input Voltage
at 4A Load


4615 G04



Load Transient Response


Load Transient Response



Load Transient Response


Load Transient Response


## LTM4615

## TYPICAL PERFORMANCE CHARACTERISTICS




4615 G13

## VLDO



Start-Up


## Short-Circuit Protection

1.5V Short, No Load




4615 G12

## Short-Circuit Protection

 1.5V Short, 4A Load

Ripple Rejection


## TYPICAL PERFORMANCE CHARACTERISTICS



Delay from Enable to Power Good


## PIn functions

$\mathbf{V}_{\text {IN1 }}$, V $_{\text {IN2 }}$ (J1-J5, K1-K5); (C1-C6, D1-D5): Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between VIN pins and GND pins.
$V_{\text {OUT1 }}, V_{\text {OUT2 }}$ (K9-K12, L9-L12, M9-M12); (C9-C12, D9-D12, E11-E12): Power Output Pins. Apply output Ioad between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins. Review Table 4.

GND1, GND2, (H1, H7-H12, J6-J12, K6-K8 L1, L7-L8, M1-M8); (A1-A12, B1, B7-B12, C7-C8, D6-D8, E1, E8-E10): Power Ground Pins for Both Input and Output Returns.

TRACK1, TRACK2 (L3, E3): Output Voltage Tracking Pins. When the module is configured as a master output, then a soft-start capacitor is placed on the RUN/SS pin to ground to control the master ramp rate, or an external ramp can be applied to the master regulator's track pin to control it. Slave operation is performed by putting a resistor divider from the master output to ground, and connecting the center point of the divider to this pin on the slave regulator. If tracking is not desired, then connect the TRACK pin to $V_{\text {IN }}$. Load current must be present for tracking. See the Applications Information section.

FB1, FB2 (L6, E6): The Negative Input of the Switching Regulators' Error Amplifier. Internally, these pins are connected to $\mathrm{V}_{\text {OUT }}$ with a 4.99 k precision resistor. Different output voltages can be programmed with an additional resistor between the FB and GND pins. Two power modules can current share when this pin is connected in parallel with the adjacent module's FB pin. See the Applications Information section.

FB3 (F6): The Negative Input of the LDO Error Amplifier. Internally the pin is connected to LDO_OUT with a 4.99k resistor. Different output voltages can be programmed with an additional resistor between the FB3 and GND pins. See the Applications Information section.

COMP1, COMP2 (L5, E5): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Two power modules can current share when this pin is connected in parallel with the adjacent module's COMP pin. Each channel has been internally compensated. See the Applications Information section.

PGOOD1, PGOOD2 (L4, E4): Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within $\pm 7.5 \%$ of the regulation point.

RUN/SS1, RUN/SS2 (L2, E2): Run Control and Soft-Start Pin. A voltage above 0.8 V will turn on the module, and below 0.5 V will turn off the module. This pin has a 1 M resistor to $\mathrm{V}_{\mathrm{IN}}$ and a 1000 pF capacitor to GND. See the Applications Information section for soft-start information.

SW1, SW2 (H2-H6, B2-B6): The switching node of the circuit is used for testing purposes. This can be connected to copper on the board for improved thermal performance. SW1 and SW2 must be floating on separate copper planes.

LDO_IN (G1-G4): VLDO Input Power Pins. Place input capacitor close to these pins.

LDO_OUT (G9-G12): VLDO Output Power Pins. Place output capacitor close to these pins. Minimum 1mA load is necessary for proper output voltage accuracy.

BOOST3 (E7): Boost Supply for Driving the Internal VLDO NMOS Into Full Enhancement. The pin is use for testing the internal boost converter. The output is typically 5 V .

GND3 (F1-F5, F7, F9-F12, G6-G8): The power ground pins for both input and output returns for the internal VLDO.

PGOOD3 (G5): VLDO Power Good Pin.
EN3 (F8): VLDO Enable Pin.

## SIMPLIFIED BLOCK DIAGRAM



Figure 1. Simplified LTM4615 Block Diagram of Each Switching Regulator Channel and the VLDO

## DECOUPLING REQUIREMEПTS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Use Figure 1 configuration for each channel.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :---: | :---: | :---: | UNITS

## OPERATION

## LTM4615 POWER MODULE DESCRIPTION

## Dual Switching Regulator Section

The LTM4615 is a standalone dual nonisolated switching mode $D C / D C$ power supply with an additional onboard 1.5A VLDO. It can deliver up to 4A of DC output current for each channel with few external input and output capacitors. This module provides two precisely regulated output voltages programmable via one external resistor for each channel from 0.8V DC to 5V DC over a 2.375 V to 5.5 V input voltage range. The VLDO is an independent 1.5A linear regulator that can be powered from either switching converter. The typical application schematic is shown in Figure 12.

The LTM4615 has two integrated constant frequency current mode regulators, with built-in power MOSFETs with fast switching speed. The typical switching frequency is 1.25MHz. With current mode control and internal feedback loop compensation, these switching regulators have sufficient stability margins and good transient performance under a wide range of operating conditions, and with a wide range of output capacitors, even all ceramic output capacitors.
Current mode control provides cycle-by-cycle fast current limit. Besides, current limiting is provided in an overcurrent condition with thermal shutdown. In addition, internal overvoltage and undervoltage comparators pull the opendrain PGOOD outputs low if the particular output feedback voltage exits $a \pm 7.5 \%$ window around the regulation point. Furthermore, in an overvoltage condition, internal top FET, M1, is turned off and bottom FET, M2, is turned on and held on until the overvoltage condition clears, or current limit is exceeded.

Pulling each specific RUN/SS pin below 0.8V forces the specific regulator controller into its shutdown state, turning off both M1 and M2 for each power stage. At low Ioad current, each regulator works in continuous current mode by default to achieve minimum output voltage ripple.

The TRACK pins are used for power supply tracking for each specific regulator. See the Applications Information section.

The LTM4615 is internally compensated to be stable over the operating conditions. Table 4 provides a guideline for input and output capacitance for several operating conditions. The LTpowerCAD™ Design Tool is provided for transient and stability analysis.
The FB pins are used to program the specific output voltage with a single resistor to ground.

## VLDO Section

The VLDO (very low dropout) linear regulator operates from a 1.14 V to 3.5 V input. The VLDO uses an internal NMOS transistor as the pass device in a source-follower configuration. The BOOST3 pin is the output of an internal boost converter that supplies the higher supply drive to the pass device for low dropout enhancement. The internal boost converter operates on very low current, thus optimizing high efficiency for the VLDO in close to dropout operation.
An undervoltage lockout comparator on the LDO ensures that the boost voltage is greater than 4.2 V before enabling the LDO, otherwise the LDO is disabled.

The LDO provides a high accuracy output capable of supply 1.5 A of output current with a typical drop out of 100 mV . A single ceramic $10 \mu \mathrm{~F}$ capacitor is all that is required for output capacitor bypassing. A low reference voltage allows the VLDO to have lower output voltages than the commonly available LDO.

The device also includes current limit and thermal overload protection. The NMOS follower architecture has fast transient response without the traditional high drive currents in dropout. The VLDO includes a soft-start feature to prevent excessive current on the input during start-up. When the VLDO is enabled, the soft-start circuitry gradually increases the reference voltage from 0 V to 0.4 V over a period of approximately $200 \mu \mathrm{~s}$.

## APPLICATIONS INFORMATION

Dual Switching Regulator

The typical LTM4615 application circuit is shown in Figure 12. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 4 for specific external capacitor requirements for a particular application.

## $V_{\text {IN }}$ to $V_{\text {OUT }}$ Step-Down Ratios

There are restrictions in the maximum $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ stepdown ratio that can be achieved for a given input voltage on the two switching regulators. The LTM4615 is $100 \%$ duty cycle, but the $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUt }}$ minimum dropout will be a function the load current. A typical 0.5 V minimum is sufficient.

## Output Voltage Programming

Each regulator channel has an internal 0.8 V reference voltage. As shown in the block diagram, a 4.99 k internal feedback resistor connects the $V_{\text {OUT }}$ and $F B$ pins together. The output voltage will default to 0.8 V with no feedback resistor. Adding a resistor R $_{\text {FB }}$ from the FB pin to GND programs the output voltage:

$$
V_{\text {OUT }}=0.8 \mathrm{~V} \cdot \frac{4.99 \mathrm{k}+\mathrm{R}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{FB}}}
$$

or equivalently,

$$
\mathrm{R}_{\mathrm{FB}}=\frac{4.99 \mathrm{k}}{\frac{\mathrm{~V}_{\text {OUT }}}{0.8 \mathrm{~V}}-1}
$$

Table 1. FB Resistor Table vs Various Output Voltages

| $\mathrm{V}_{\text {OUT }}$ | 0.8 V | 1.2 V | 1.5 V | 1.8 V | 2.5 V | 3.3 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB | Open | 10 k | 5.76 k | 3.92 k | 2.37 k | 1.62 k |

## Input Capacitors

The LTM4615 module should be connected to a low AC impedance DC source. One $4.7 \mu \mathrm{~F}$ ceramic capacitor is included inside the module for each regulator channel. Additional input capacitors are needed if a large load step is required, up to the full 4 A level, and for RMS ripple
current requirements. A $47 \mu \mathrm{~F}$ bulk capacitor can be used for more input capacitance. This $47 \mu \mathrm{~F}$ capacitor is only needed if the input source impedance is compromised by long inductive leads or traces. The bulk capacitor can be a switcher-rated aluminum electrolytic OS-CON capacitor.

For a buck converter, the switching duty cycle can be estimated as:

$$
\mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{V_{\text {IN }}}
$$

Without considering the inductor ripple current, the RMS current of the input capacitor can be estimated as:

$$
I_{\text {CIN(RMS })}=\frac{I_{\text {OUT(MAX) }}}{\eta \%} \cdot \sqrt{D \cdot(1-D)}
$$

In the above equation, $\eta$ \% is the estimated efficiency of the power module. If a low inductance plane is used to powerthe device, then no input capacitance is required. The internal $4.7 \mu \mathrm{~F}$ ceramics on each channel inputare typically rated for 1 A of RMS ripple current up to $85^{\circ} \mathrm{C}$ operation. The worse-case ripple currentfor the 4A maximum current is 2 A or less. An additional $10 \mu \mathrm{~F}$ or $22 \mu \mathrm{~F}$ ceramic capacitor can be used to supplement the internal capacitor with an additional 1 A to 2 A ripple current rating.

## Output Capacitors

The LTM4615 switchers are designed for low output voltage ripple on each channel. The bulk output capacitors are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. The output capacitors can be a low ESR tantalum capacitor, low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range is $66 \mu \mathrm{~F}$ to $100 \mu$ F. Additional output filtering may be required by the system designer if further reduction of output ripple or dynamic transient spikes is required. Table 4 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a $2 \mathrm{~A} /$ $\mu \mathrm{s}$ transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.

## APPLICATIONS INFORMATION

## Fault Conditions: Current Limit and Overtemperature Protection

The LTM4615 has current mode control, which inherently limits the cycle-by-cycle inductor current not only in steady-state operation, but also in transient.
Along with current limiting in the event of an overload condition, the LTM4615 has overtemperature shutdown protection that inhibits switching operation around $150^{\circ} \mathrm{C}$ for each channel.

## Run Enable and Soft-Start

The RUN/SS pins provide a dual function of enable and soft-start control for each channel. The RUN/SS pins are used to control turn on of the LTM4615. While each enable pin is below 0.5 V , the LTM4615 will be in a low quiescent current state. At least a 0.8 V level applied to the enable pins will turn on the LTM4615 regulators. This pin can be used to sequence the regulator channels. The soft-start control is provided by a 1 M pull-up resistor ( $\mathrm{R}_{S S}$ ) and a 1000pF capacitor (CSS) as drawn in the block diagram for each channel. An external capacitor can be applied to the RUN/SS pin to increase the soft-start time. A typical value is $0.01 \mu \mathrm{~F}$. The approximate equation for soft-start:
where $R_{S S}$ and $C_{S S}$ are shown in the block diagram of Figure 1 , and the 1.8 V is soft-start upper range. The softstart function can also be used to control the output ramp-up time, so that another regulator can be easily tracked to it.

## Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK pins. Either output can be tracked up or down with another regulator. The master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider to implement coincident tracking. The LTM4615 uses a very accurate 4.99k resistor for the internal top feedback resistor. Figure 2 shows an example of coincidenttracking.
Equations:

$$
\begin{aligned}
& \text { TRACK1 }=\left(\frac{\mathrm{R}_{\mathrm{FB} 1}}{4.99 \mathrm{k}+\mathrm{R}_{\mathrm{FB} 1}}\right) \cdot \text { Master } \\
& \text { Slave }=\left(1+\frac{4.99 \mathrm{k}}{\mathrm{R}_{\mathrm{FB} 1}}\right) \cdot \text { TRACK1 }
\end{aligned}
$$

$$
\mathrm{t}_{\text {SOFTSTART }}=\ln \left(\frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {IN }}-1.8 \mathrm{~V}}\right) \cdot \mathrm{R}_{\mathrm{SS}} \bullet \mathrm{C}_{\mathrm{SS}}
$$



Figure 2. Dual Outputs (1.5V and 1.2V) with Tracking

## APPLICATIONS INFORMATION

TRACK1 is the track ramp applied to the slave's track pin. TRACK1 applies the track reference for the slave output up to the point of the programmed value at which TRACK1 proceeds beyond the 0.8 V reference value. The TRACK1 pin must go beyond the 0.8 V to ensure the slave output has reached its final value.

Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK pin. As mentioned above, the TRACK pin has a control range from 0 V to 0.8 V . The control ramp slew rate applied to the master's TRACK pin is directly equal to the master's output slew rate in Volts/Time.

The equation:

$$
\frac{\mathrm{MR}}{\mathrm{SR}} \cdot 4.99 \mathrm{k}=\mathrm{R}_{\mathrm{TB}}
$$

where MR is the master's output slew rate and SR is the slave's output slew rate in Volts/Time. When coincident tracking is desired, then MR and SR are equal, thus $\mathrm{R}_{\mathrm{TB}}$ is equal to 4.99 k . $\mathrm{R}_{\mathrm{TA}}$ is derived from equation:

$$
\mathrm{R}_{\mathrm{TA}}=\frac{0.8 \mathrm{~V}}{\frac{\mathrm{~V}_{\mathrm{FB}}}{4.99 \mathrm{k}}+\frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{FB}}}-\frac{\mathrm{V}_{\mathrm{TRACK}}}{\mathrm{R}_{\mathrm{TB}}}}
$$

where $\mathrm{V}_{F B}$ is the feedback voltage reference of the regulator, and $\mathrm{V}_{\text {TRACK }}$ is 0.8 V . Since $\mathrm{R}_{\text {TB }}$ is equal to the 4.99 k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then $R_{T A}$ is equal to $R_{F B}$ with $V_{F B}=$ $V_{T R A C K}$. Therefore $\mathrm{R}_{T B}=4.99 \mathrm{k}$ and $\mathrm{R}_{T A}=10 \mathrm{k}$ in Figure 2.


Figure 3. Output Voltage Coincident Tracking

Figure 3 shows the output voltage tracking waveform for coincident tracking.

In ratiometric tracking, a different slew rate maybe desired for the slave regulator. $R_{T B}$ can be solved for when $S R$ is slower than MR. Make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach it final value before the master output.

For example, $\mathrm{MR}=2.5 \mathrm{~V} / \mathrm{ms}$ and $\mathrm{SR}=1.8 \mathrm{~V} / 1 \mathrm{~ms}$. Then $R_{T B}=6.98 \mathrm{k}$. Solve for $R_{T A}$ to equal to 3.24 k . The master output must be greater than the slave output for the tracking to work. Output load current must be present for tracking to operate properly during power-down.

## Power Good

PGO0D1 and PGOOD2 are open-drain pins that can be used to monitor valid output voltage regulation. These pins monitor $\mathrm{a} \pm 7.5 \%$ window around the regulation point. If the output is disabled, the respective pin will go low.

## COMP Pin

This pin is the external compensation pin. The module has already been internally compensated for all output voltages. Table 4 is provided for most application requirements. The LTpowerCAD Design Tool is provided for other control loop optimization. The COMP pins must be tied together in parallel operation.

## Parallel Switching Regulator Operation

The LTM4615 switching regulators are inherently current mode control. Paralleling will have very good current sharing. This will balance the thermals on the design. Figure 13 shows a schematic of a parallel design. The voltage feedback equation changes with the variable N as channels are paralleled.
The equation:

$N$ is the number of paralleled channels.

## APPLICATIONS INFORMATION

## VLDO SECTION

## Adjustable Output Voltage

The output voltage is set by the ratio of two resistors. A 4.99k resistor is built onboard the module from LDO_OUT to FB3. An additional resistor ( $\mathrm{R}_{\text {FBLDo }}$ ) is required from FB3 to GND3 to set the output voltage over a range of 0.4 V to 2.6V. Minimum output current of 1 mA is required for full output voltage range.

The equation:

$$
\mathrm{V}_{\text {LDO_OUT }}=0.4 \mathrm{~V} \cdot \frac{4.99 \mathrm{k}+\mathrm{R}_{\text {FBLDO }}}{\mathrm{R}_{\text {FBLDO }}}
$$

or equivalently,

$$
\mathrm{R}_{\text {FBLDO }}=\frac{4.99 \mathrm{k}}{\frac{\mathrm{~V}_{\text {LDO_0UT }}}{0.4 \mathrm{~V}}-1}
$$

## Power Good Operation

The VLDO includes an open-drain power good (PGOOD3) pin with hysteresis. If the VLDO is in shutdown or under UVLO conditions (BOOST3 < 4.2V), then PGOOD3 is low impedance to ground. PGOOD3 becomes high impedance when the VLDO output voltage rises to $93 \%$ of its regulated voltage. PGOOD3 stays high impedance until the output voltage falls to $91 \%$ of its regulated voltage. A pull-up resistor can be inserted between the PGOOD3 pin and a positive logic supply such as the VLDO output or $V_{\text {IN }}$. LDO_IN should be at least 1.14 V or greater for power good to operate properly.

## Output Capacitance and Transient Response

The VLDO is designed to be stable with a wide range of ceramic output capacitors. The ESR of the output capacitors affects stability, especially smallervalue capacitors. An output capacitor of $10 \mu \mathrm{~F}$ or greater with an ESR of $0.05 \Omega$ or less is recommended to ensure stability. Larger value capacitors can be used to reduce the transient deviations under load changes. Bypass capacitors that are used at the load device can also increase the effective output capacitance. High ESR tantalum or electrolytic bulk ca-
pacitance can be used, but a ceramic capacitor must be used in parallel at the output.
Extra consideration should be given to the use of ceramic capacitors related to dielectrics, temperature and DC bias effects on the capacitor. The VLDO requires a minimum $10 \mu F$ value. The X7R and X5R dielectrics are more stable with DC bias and temperature, thus more preferred.

## Short-Circuit/Thermal Protection

The VLDO has built-in short-circuit current limiting of $\sim 3 A$ as well as overtemperature protection. During shortcircuit conditions the device is in control to 3 A , and as the internal temperature rises to approximately $150^{\circ} \mathrm{C}$, then the internal boost and LDO are shut down until the internal temperature drops back to $140^{\circ} \mathrm{C}$. The device will cycle in and out of this mode with no latchup or damage. Long term over stress in this condition can degrade the device over time.

## Reverse Current Protection

The VLDO features reverse current protection to limit current draw from any supplementary power source at the output. Figure 4 shows the reverse input current limit versus input voltage for a nominal V LDO OUT setpoint of 1.5V. Note: Positive input current represents current flowing into the LDO_IN pin. With LDO_OUT held at or below the output regulation voltage and LDO_IN varied, input current flow will follow the Figure 4 curve. Input reverse current ramps up to $16 \mu \mathrm{~A}$ as LDO_IN approachesLDO_OUT.


Figure 4. Reverse Current Limit for VLDO

## APPLICATIONS INFORMATION

Reverse input current will spike up as LDO_IN gets to withinabout 30 mV of LDO_OUT as reverse current protection circuitry is disabled and normal operation resumes. As LDO_IN transitions above LDO_OUT the reverse current transitions into short circuit current as long as LDO_OUT is held below the regulation voltage.

## Thermal Considerations and Output Current Derating

The power loss curves in Figures 5 and 6 can be used in coordination with the load current derating curves in Figures 7 to 10 for calculating an approximate $\theta_{\mathrm{JA}}$ thermal resistance for the LTM4615 with various heat sinking and airflow conditions. Both of the LTM4615 outputs are at full 4A load current, and the power loss curves in Figures 5 and 6 are combined power losses plotted for both output voltages up to 4A each. The VLDO regulator is set to have a power dissipation of 0.5 W since it is generally used with dropout voltages of 0.5 V or less. For example: 1.2 V to 1 V , 1.5 V to $1 \mathrm{~V}, 1.5 \mathrm{~V}$ to 1.2 V and 1.8 V to 1.5 V . Other dropout voltages can be supported at VLDO maximum load, but further thermal analysis will be required for the VLDO. The 4A output voltages are 1.2 V and 3.3V. These voltages are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambienttemperature is increased with and without airflow. The junctions are maintained at $\sim 120^{\circ} \mathrm{C}$


Figure 5. 1.2V Power Loss
while lowering output current or power with increasing ambient temperature. The $120^{\circ} \mathrm{C}$ value is chosen to allow for a $5^{\circ} \mathrm{C}$ margin window relative to the maximum $125^{\circ} \mathrm{C}$ limit. The decreased output current will decrease the internal module loss as ambient temperature is increased. The power loss curves in Figures 5 and 6 show this amount of power loss as a function of load current that is specified for both channels. The monitored junction temperature of $120^{\circ} \mathrm{C}$ minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example, in Figure 7 the load current is derated to 3 A for each channel with OLFM at $\sim 90^{\circ} \mathrm{C}$ and the power loss for both channels at 5 V to 1.2 V at 3 A output is $\sim 1.4 \mathrm{~W}$. Add the VDLO power loss of 0.5 W to equal 1.9 W . If the $90^{\circ} \mathrm{C}$ ambient temperature is subtracted from the $120^{\circ} \mathrm{C}$ maximum junction temperature, then the difference of $30^{\circ} \mathrm{C}$ divided by 1.9 W equals a $15.7^{\circ} \mathrm{C} / \mathrm{W}$ thermal resistance. Table 2 specifies a $15^{\circ} \mathrm{C} / \mathrm{W}$ value which is very close. Table 2 and Table 3 provide equivalent thermal resistances for 1.2 V and 3.3 V outputs with and without air flow and heat sinking. The combined power loss for the two 4A outputs plus the VLDO power loss can be summed together and multiplied by the thermal resistance values in Tables 2 and 3 for module temperature rise under the specified conditions. The printed circuit board is a 1.6 mm thick four layer board with two ounce copper for the two outer layers and 1 ounce copperfor the two inner layers. The PCB dimensions are $95 \mathrm{~mm} \times 76 \mathrm{~mm}$. The BGA heat sinks are listed below Table 3. The data sheet lists the $\theta_{\mathrm{Jc}}$ (Junction to Case) thermal resistances under the Pin Configuration diagram.


Figure 6. 3.3V Power Loss

## LTM4615

## APPLICATIONS INFORMATION



Figure 7. 1.2V No Heat Sink


Figure 9. 3.3V No Heat Sink


Figure 8. 1.2V Heat Sink


Figure 10. 3.3V Heat Sink

## APPLICATIONS INFORMATION

Table 2. 1.2V Output

| DERATING CURVE | $\mathbf{V}_{\text {IN }}(\mathbf{V})$ | POWER LOSS CURVE | AIRFLOW (LFM) | HEAT SINK | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Figure 7 | 5 | Figure 5 | 0 | None | 15 |
| Figure 7 | 5 | Figure 5 | 200 | None | 12 |
| Figure 7 | 5 | Figure 5 | 400 | None | 10 |
| Figure 8 | 5 | Figure 5 | 0 | BGA Heat Sink | 14 |
| Figure 8 | 5 | Figure 5 | 200 | BGA Heat Sink | 9 |
| Figure 8 | 5 | Figure 5 | 400 | BGA Heat Sink | 8 |

Table 3. 3.3V Output

| DERATING CURVE | $\mathbf{V}_{\text {IN }}(\mathbf{V})$ | POWER LOSS CURVE | AIRFLOW (LFM) | HEAT SINK | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Figure 9 | 5 | Figure 6 | 0 | None | 15 |
| Figure 9 | 5 | Figure 6 | 200 | None | 12 |
| Figure 9 | 5 | Figure 6 | 400 | None | 10 |
| Figure 10 | 5 | Figure 6 | 0 | BGA Heat Sink | 14 |
| Figure 10 | 5 | Figure 6 | 200 | BGA Heat Sink | 9 |
| Figure 10 | 5 | Figure 6 | 400 | BGA Heat Sink | 8 |


| HEAT SINK MANUFACTURER | PART NUMBER | WEBSITE |
| :--- | :--- | :--- |
| Aavid | $375424 B 00034 \mathrm{G}$ | www.aavid.com |
| Cool Innovations | $4-050503 \mathrm{P}$ to 4-050508P | www.coolinnovations.com |

## APPLICATIONS INFORMATION

## Safety Considerations

The LTM4615 modules do not provide galvanic isolation from $V_{\text {IN }}$ to $V_{\text {OUT }}$. There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

## Layout Checklist/Example

The high integration of LTM4615 makes the PCB board layoutvery simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including $\mathrm{V}_{\text {IN }}$, GND and $\mathrm{V}_{\text {OUT }}$. It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the $\mathrm{V}_{\operatorname{IN}}$, GND and $\mathrm{V}_{\text {OUT }}$ pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between the top layer and other power layers.
- Do not put via directly on pads unless the via is capped.

Figure 11 gives a good example of the recommended layout.


Figure 11. Recommended PCB Layout

## APPLICATIONS INFORMATION



Figure 12. Typical 3 V to $5.5 \mathrm{~V}_{\text {IN }}, 1.5 \mathrm{~V}$ and 1.2 V at 4 A and 1 V at 1 A Design

Table 4. Output Voltage Response vs Component Matrix (Refer to Figure 12) OA to 2.5A Load Step Typical Measured Values

| $\mathrm{C}_{\text {OUT1 }}$ AND $\mathrm{C}_{\text {OUT2 }}$ CERAMIC VENDORS |  | VALUE $\quad$ P |  | PART NUMBER | $\mathrm{C}_{\text {OUT1 }}$ AND $\mathrm{C}_{\text {OUT2 }}$ BULK VENDORS |  |  | VALUE |  | PART NUMBER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TDK |  | $22 \mu \mathrm{~F} 6.3 \mathrm{~V}$ |  | C3216X7S0J226M | Sanyo POSCAP |  |  | 150^F 10V |  | 10TPD150M |  |
| Murata |  | $22 \mu \mathrm{~F} 16 \mathrm{~V}$ - G |  | GRM31CR61C226KE15L | Sanyo POSCAP |  |  | 220رF 4V |  | 4TPE220MF |  |
| TDK |  | $100 \mu \mathrm{~F} 6.3 \mathrm{~V}$ |  | C4532X5R0J107MZ | $\mathrm{C}_{\text {IN }}$ BULK VENDORS |  |  | VALUE |  | PART NUMBER |  |
| Murata |  | $100 \mu \mathrm{~F} 6.3 \mathrm{~V}$, GRV |  | GRM32ER60J107M | Sanyo POSCAP |  |  | 100¢F 10V |  | 10CE100FH |  |
| $V_{\text {OUT }}$ <br> (V) | $\begin{gathered} \mathrm{C}_{1 N} \\ \text { (CERAMIC) } \end{gathered}$ | $\underset{\mathrm{C}_{\text {IN }}}{\text { (BULK)* }}$ | $\mathrm{C}_{\text {OUT1 }}$ AND Cout2 (CER) EACH | $\mathrm{C}_{\text {OUT1 }}$ AND $\mathrm{C}_{\text {OUT2 }}$ (POSCAP) EACH | ITH | $\begin{aligned} & V_{I N} \\ & (V) \end{aligned}$ | $\begin{gathered} \text { DROOP } \\ (\mathrm{mV}) \end{gathered}$ | PEAK-TO-PEAK DEVIATION | RECOVERY TIME ( $\mu \mathrm{s}$ ) | $\begin{gathered} \text { LOAD STEP } \\ (\mathrm{A} / \mathrm{\mu s}) \end{gathered}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{FB}} \\ & (\mathrm{k} \Omega) \end{aligned}$ |
| 1.2 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $100 \mu \mathrm{~F}, 22 \mu \mathrm{~F} \times 2$ | None | None | 5 | 33 | 68 | 11 | 2.5 | 10 |
| 1.2 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | $220 \mu \mathrm{~F}$ | None | 5 | 25 | 50 | 9 | 2.5 | 10 |
| 1.2 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $100 \mu \mathrm{~F}, 22 \mu \mathrm{~F} \times 2$ | None | None | 3.3 | 33 | 68 | 8 | 2.5 | 10 |
| 1.2 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | $220 \mu \mathrm{~F}$ | None | 3.3 | 25 | 50 | 10 | 2.5 | 10 |
| 1.5 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $100 \mu \mathrm{~F}, 22 \mu \mathrm{~F} \times 2$ | None | None | 5 | 30 | 60 | 11 | 2.5 | 5.76 |
| 1.5 | $10 \mu \mathrm{~F} \times 2$ | $100 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F} \times 1$ | $220 \mu \mathrm{~F}$ | None | 5 | 28 | 60 | 11 | 2.5 | 5.76 |
| 1.5 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $100 \mu \mathrm{~F}, 22 \mu \mathrm{~F} \times 2$ | None | None | 3.3 | 30 | 60 | 10 | 2.5 | 5.76 |
| 1.5 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | $220 \mu \mathrm{~F}$ | None | 3.3 | 27 | 56 | 10 | 2.5 | 5.76 |
| 1.8 | $10 \mu \mathrm{~F} \times 2$ | $100 \mu \mathrm{~F}$ | $100 \mu \mathrm{~F}, 22 \mu \mathrm{~F} \times 2$ | None | None | 5 | 34 | 68 | 12 | 2.5 | 3.92 |
| 1.8 | $10 \mu \mathrm{~F} \times 2$ | $100 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F} \times 1$ | $220 \mu \mathrm{~F}$ | None | 5 | 30 | 60 | 12 | 2.5 | 3.92 |
| 1.8 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | $220 \mu \mathrm{~F}$ | None | 3.3 | 30 | 60 | 12 | 2.5 | 3.92 |
| 2.5 | $10 \mu \mathrm{~F} \times 2$ | None | $22 \mu \mathrm{~F} \times 1$ | None | None | 5 | 50 | 90 | 10 | 2.5 | 2.37 |
| 2.5 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | 150 $\mu \mathrm{F}$ | None | 5 | 33 | 60 | 10 | 2.5 | 2.37 |
| 2.5 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | 150 $\mu \mathrm{F}$ | None | 3.3 | 50 | 95 | 12 | 2.5 | 2.37 |
| 3.3 | $10 \mu \mathrm{~F} \times 2$ | 100 $\mu \mathrm{F}$ | $22 \mu \mathrm{~F} \times 1$ | 150 $\mu \mathrm{F}$ | None | 5 | 50 | 90 | 12 | 2.5 | 1.62 |

[^1]
## LTM4615

## APPLICATIONS InFORMATION



Figure 13. LTM4615 Parallel 1.2V at 8 A Design, 1V at 1A Design


Figure 14. 3.3V and 2.5 V at 4 A with Output Voltage Tracking Design, 1.8 V at 1 A

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.


## LTM4615

PACKAGE DESCRIPTION
LTM4615 Component LGA Pinout

| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | GND2 | B1 | GND2 | C1 | VIN2 | D1 | $V_{\text {IN2 }}$ | E1 | GND2 | F1 | GND3 |
| A2 | GND2 | B2 | SW2 | C2 | VIN2 | D2 | $\mathrm{V}_{\text {IN2 }}$ | E2 | RUN/SS2 | F2 | GND3 |
| A3 | GND2 | B3 | SW2 | C3 | $\mathrm{V}_{\text {IN2 }}$ | D3 | $\mathrm{V}_{\text {IN2 }}$ | E3 | TRACK2 | F3 | GND3 |
| A4 | GND2 | B4 | SW2 | C4 | $V_{\text {IN2 }}$ | D4 | $V_{\text {IN2 }}$ | E4 | PGOOD2 | F4 | GND3 |
| A5 | GND2 | B5 | SW2 | C5 | $V_{\text {IN2 }}$ | D5 | $V_{\text {IN2 }}$ | E5 | COMP2 | F5 | GND3 |
| A6 | GND2 | B6 | SW2 | C6 | VIN2 | D6 | GND2 | E6 | FB2 | F6 | FB3 |
| A7 | GND2 | B7 | GND2 | C7 | GND2 | D7 | GND2 | E7 | B00ST3 | F7 | GND3 |
| A8 | GND2 | B8 | GND2 | C8 | GND2 | D8 | GND2 | E8 | GND2 | F8 | EN3 |
| A9 | GND2 | B9 | GND2 | C9 | $\mathrm{V}_{\text {OUT2 }}$ | D9 | $\mathrm{V}_{\text {OUT2 }}$ | E9 | GND2 | F9 | GND3 |
| A10 | GND2 | B10 | GND2 | C10 | $\mathrm{V}_{\text {OUT2 }}$ | D10 | $\mathrm{V}_{\text {OUT2 }}$ | E10 | GND2 | F10 | GND3 |
| A11 | GND2 | B11 | GND2 | C11 | $\mathrm{V}_{\text {OUT2 }}$ | D11 | $\mathrm{V}_{\text {OUT2 }}$ | E11 | $\mathrm{V}_{\text {OUT2 }}$ | F11 | GND3 |
| A12 | GND2 | B12 | GND2 | C12 | $V_{\text {OUT2 }}$ | D12 | $\mathrm{V}_{\text {OUT2 }}$ | E12 | $\mathrm{V}_{\text {OUT2 }}$ | F12 | GND3 |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | LDO_IN | H1 | GND1 | J1 | $V_{\text {IN1 }}$ | K1 | $V_{\text {IN1 }}$ | L1 | GND1 | M1 | GND1 |
| G2 | LDO_IN | H2 | SW1 | J2 | $V_{\text {IN1 }}$ | K2 | $\mathrm{V}_{\text {IN1 }}$ | L2 | RUN/SS1 | M2 | GND1 |
| G3 | LDO_IN | H3 | SW1 | J3 | $V_{\text {IN1 }}$ | K3 | $V_{\text {IN1 }}$ | L3 | TRACK1 | M3 | GND1 |
| G4 | LDO_IN | H4 | SW1 | J4 | $V_{\text {IN1 }}$ | K4 | $\mathrm{V}_{\text {IN1 }}$ | L4 | PGO0D1 | M4 | GND1 |
| G5 | PG00D3 | H5 | SW1 | J5 | $\mathrm{V}_{\text {IN1 }}$ | K5 | $\mathrm{V}_{\text {IN1 }}$ | L5 | COMP1 | M5 | GND1 |
| G6 | GND3 | H6 | SW1 | J6 | GND1 | K6 | GND1 | L6 | FB1 | M6 | GND1 |
| G7 | GND3 | H7 | GND1 | J7 | GND1 | K7 | GND1 | L7 | GND1 | M7 | GND1 |
| G8 | GND3 | H8 | GND1 | J8 | GND1 | K8 | GND1 | L8 | GND1 | M8 | GND1 |
| G9 | LDO_OUT | H9 | GND1 | J9 | GND1 | K9 | $\mathrm{V}_{\text {OUT1 }}$ | L9 | $\mathrm{V}_{\text {OUT1 }}$ | M9 | $\mathrm{V}_{\text {OUT1 }}$ |
| G10 | LDO_OUT | H10 | GND1 | J10 | GND1 | K10 | $\mathrm{V}_{\text {OUT1 }}$ | L10 | $\mathrm{V}_{\text {OUT1 }}$ | M10 | $\mathrm{V}_{\text {OUT1 }}$ |
| G11 | LDO_OUT | H11 | GND1 | J11 | GND1 | K11 | $\mathrm{V}_{\text {OUT1 }}$ | L11 | $\mathrm{V}_{\text {OUT1 }}$ | M11 | $\mathrm{V}_{\text {OUT1 }}$ |
| G12 | LDO_OUT | H12 | GND1 | J12 | GND1 | K12 | $\mathrm{V}_{\text {OUT1 }}$ | L12 | $\mathrm{V}_{\text {OUT1 }}$ | M12 | $\mathrm{V}_{\text {OUT1 }}$ |

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $01 / 12$ | Added pin functions to the Pin Configuration diagram. Updated EN3 in the Absolute Maximum Ratings section. <br> Corrected the $V_{\text {OUT }}$ accuracy limit. <br>  | Clarified the SW1 and SW2 electrical connections.   <br> Added the internal power inductor value to the Block Diagram. 2  <br>   Clarified the PGOOD behavior. <br>  Clarified the reverse current protection behavior. 8 <br> Added the suggested heat sink.   |
| B | $07 / 13$ | Changed "Overcurrent Foldback" to "Overtemperature" | 13 |

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## PACKAGE PHOTOGRAPH



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTM4628 | 26V, Dual 8A, DC/DC Step-Down $\mu$ Module Regulator | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26.5 \mathrm{~V}, 0.6 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$, Remote Sense Amplifier, Internal Temperature Sensing Output, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm}$ LGA |
| LTM4627 | 20V, 15A DC/DC Step-Down $\mu$ Module Regulator | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 20 \mathrm{~V}, 0.6 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$, PLL Input, $\mathrm{V}_{\text {OUT }}$ Tracking, Remote Sense Amplifier, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm}$ LGA |
| LTM4611 | 1.5V In(MII), 15A DC/DC Step-Down $\mu$ Module Regulator | $1.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}, 0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$, PLL Input, Remote Sense Amplifier, $V_{\text {OUT }}$ Tracking, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm}$ LGA |
| LTM4618 | 6A DC/DC Step-Down $\mu$ Module Regulator | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26.5 \mathrm{~V}, 0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}, \text { PLL Input, } \mathrm{V}_{\text {OUT }} \text { Tracking, } \\ & 9 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm} \mathrm{LGA} \end{aligned}$ |
| LTM4613 | 8A EN55022 Class B DC/DC Step-Down $\mu$ Module Regulator | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}, 3.3 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 15 \mathrm{~V}$, PLL Input, $\mathrm{V}_{\text {OUT }}$ Tracking and Margining, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm}$ LGA |
| LTM4601AHV | 28V, 12A DC/DC Step-Down $\mu$ Module Regulator | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 28 \mathrm{~V}, 0.6 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$, PLL Input, Remote Sense Amplifier, $V_{\text {OUT }}$ Tracking and Margining, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 2.8 \mathrm{~mm}$ LGA or $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 3.42 \mathrm{~mm}$ BGA |
| LTM4601A | 20V, 12A DC/DC Step-Down $\mu$ Module Regulator | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 20 \mathrm{~V}, 0.6 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$, PLL Input, Remote Sense Amplifier, $V_{\text {OUT }}$ Tracking and Margining, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 2.8 \mathrm{~mm}$ LGA or $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 3.42 \mathrm{~mm}$ BGA |
| LTM8027 | 60V, 4A DC/DC Step-Down $\mu$ Module Regulator | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 60 \mathrm{~V}, 2.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 24 \mathrm{~V}$, CLK Input, $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm}$ LGA |
| LTM8033 | 36V, 3A EN55022 Class B DC/DC Step-Down $\mu$ Module Regulator | $3.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}, 0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 24 \mathrm{~V} \text {, Synchronizable, }$ $11.25 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm} \text { LGA }$ |
| LTM8061 | 32V, 2A Step-Down $\mu$ Module Battery Charger with Programmable Input Current Limit | Compatible with Single Cell or Dual Cell Li-Ion or Li-Poly Battery Stacks (4.1V, 4.2V, 8.2V, or 8.4 V ), $4.95 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 32 \mathrm{~V}$, C/10 or Adjustable Timer Charge Termination, NTC Resistor Monitor Input, $9 \mathrm{~mm} \times 15 \mathrm{~mm} \times 4.32 \mathrm{~mm}$ LGA |


[^0]:    Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/ This product is only offered in trays. For more information go to: http://www.linear.com/packaging/
    $\dagger$ See Note 2.

[^1]:    *Bulk capacitance is optional if $\mathrm{V}_{\text {IN }}$ has very low input impedance.

