



# **FEATURES**

- Wide V<sub>IN</sub> Range: 3.4V to 60V
   Wide V<sub>OUT</sub> Range: 0V to -28V
- Single Resistor VollT Programming
- Integrated 110m $\Omega$  Top N-Channel/50m $\Omega$  Bottom N-Channel MOSFETs
- Regulated I<sub>0</sub>: 440μA, Shutdown I<sub>0</sub>: 15μA
- Board GND Referenced I/O Pins (RUN, PGOOD, MODE/SYNC)
- Accurate Resistor Programmable Frequency (300kHz to 3MHz) with ±50% Frequency Sync Range
- 92% Efficiency with 12 V<sub>IN</sub> and -5V<sub>OUT</sub>
- ±0.8% Output Voltage Accuracy
- Peak Current Mode Operation
- Burst Mode® Operation, Forced Continuous Mode
- Programmable Soft-Start
- Overtemperature Protection
- Available in 28-Lead (4mm x 5mm) QFN and TSSOP Packages

# **APPLICATIONS**

- Industrial Applications
- Telecom Power Supplies
- Distributed Power Systems

# 60V, 4A Synchronous Step-Down Regulator for Inverting Outputs

# DESCRIPTION


The LTC®7149 is a high efficiency 60V, 4A synchronous monolithic step-down regulator for inverting output applications. The regulator features a single resistor-programmable output voltage and high efficiency over a wide V<sub>OLIT</sub> range.

The inverting regulator operates from an input voltage range of 3.4V to 60V and provides an adjustable output from (–28V) to zero volts while delivering up to 4A of inductor current. The switching frequency is also set with an external resistor. A user-selectable mode input is provided to allow the user to trade off ripple noise for efficiency at light loads; Burst Mode operation provides the highest efficiency at light loads, while forced continuous mode provides low output ripple. The MODE/SYNC pin can also be used to synchronize the switching frequency to an external clock. Internal level-shift circuits allow the I/O pins (RUN, MODE/SYNC, PGOOD) to be referenced to board GND.

The LTC7149 operates with a peak current mode architecture that allows for fast transient response with inherent cycle-to-cycle current limit protection.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 5705919, 5847554, 6580258.

# TYPICAL APPLICATION



7 14310

# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)


V <sub>IN</sub> Voltage* (Note 3)	64V to -0.3V
ISET Voltage*	V <sub>IN</sub> to -0.3V
GND Voltage*	28V to -0.3V
RUN Voltage*	64V to GND -0.3V
MODE/SYNC, PGOOD Voltage*	GND + 6V to $GND - 0.3V$
V <sub>OUTSNS</sub> Voltage*	V <sub>IN</sub> to -0.3V

R<sub>T</sub>, PGDFB, ITH, V<sub>INREG</sub>.....INTV<sub>CC</sub> +0.3V to (SV<sub>OUT</sub> -0.3V) **Operating Junction** Temperature Range (Notes 4, 6) ...... -40°C to 125°C

Storage Temperature Range ......-65°C to 125°C

\*All voltage referenced to V<sub>OUT</sub>-, unless otherwise specified.

# PIN CONFIGURATION



#### ORDER INFORMATION http://www.linear.com/product/LTC7149#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC7149EUFD#PBF	LTC7149EUFD#TRPBF	7149	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LTC7149IUFD#PBF	LTC7149IUFD#TRPBF	7149	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LTC7149EFE#PBF	LTC7149EFE#TRPBF	LTC7149	28-Lead Plastic TSSOP	-40°C to 125°C
LTC7149IFE#PBF	LTC7149IFE#TRPBF	LTC7149	28-Lead Plastic TSSOP	-40°C to 125°C

Consult ADI Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel//. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

7149fa

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . (Note 2) $V_{IN} = 24V$ , $V_{EXTVCC} = 0V$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN</sub>	Input Supply Operating Voltage Range			3.4	6	0 –  V <sub>OUT</sub> <sup>-</sup>	V
V <sub>OUT</sub> -	Output Operating Voltage Range	(Note 3)		-28V		-0.05	V
I <sub>VIN</sub>	Input Quiescent Current	Shutdown Mode; V <sub>RUN</sub> = 0V Burst Mode Operation FC Mode (Note 5)			18 440 1.4	30 600 2.5	μΑ μΑ mA
I <sub>ISET</sub>	Reference Current	$V_{ SET} +  V_{OUT}^-  = 3.3V$	•	49.6 49.4	50 50	50.4 50.6	μA μA
$\Delta V_{OUT(LOAD+LINE)}$	Output Voltage Load + Line Regulation		•		0.1	0.5	%
V <sub>EA(OFFSET)</sub>	Error Amp Input Offset	V <sub>ISET</sub> = 3.3V		-5		5	mV
g <sub>m</sub> (EA)	Error Amplifier Transconductance	$V_{ITH} +  V_{OUT}^-  = 0.7V,$ $V_{OUT}^- = -3.3V$		400	550	700	μS
$I_{LSW}$	Topside NMOS Switch Leakage				0.1	1	μA
R <sub>SW</sub>	Resistance to V <sub>OUT</sub> <sup>-</sup>			0.5	1	1.5	MΩ
R <sub>DS(ON)</sub>	Topside NMOS On-Resistance Bottom Side NMOS On-Resistance				110 50		$m\Omega$ $m\Omega$
t <sub>ON(MIN)</sub>	Minimum On-Time				60		ns
V <sub>RUN</sub>	RUN Input Rising RUN Hysteresis		•	1.08	1.2 120	1.32	V mV
I <sub>RUN</sub>	RUN Input Current	V <sub>RUN</sub> = 12V			0	10	nA
V <sub>MODE/SYNC</sub>	Burst Mode Operation FC Mode	V <sub>MODE/SYNC</sub> = 0V		1.2		0.4	V
I <sub>MODE/SYNC</sub>	MODE/SYNC Input Current	V <sub>MODE/SYNC</sub> = 0V		-8	-5		μA
I <sub>LIM</sub>	Peak Current Limit		•	5.7 5.4	6 6	6.3 6.6	A A
V <sub>UVLO</sub>	V <sub>INTVCC</sub> +  V <sub>OUT</sub> <sup>-</sup>   Undervoltage Lockout	V <sub>IN</sub> Rising	•	2.4	2.65	2.9	V
V <sub>UVLO(HYS)</sub>	V <sub>INTVCC</sub> +  V <sub>OUT</sub> <sup>-</sup>   Undervoltage Lockout Hysteresis				200		mV
V <sub>OVLO</sub>	V <sub>IN</sub> Overvoltage Lockout Rising (V <sub>IN</sub> +  V <sub>OUT</sub> <sup>-</sup>  )			64	68		V
V <sub>OVLO(HYS)</sub>	V <sub>IN</sub> Overvoltage Lockout Hysteresis				2	4	V
f <sub>OSC</sub>	Oscillator Frequency	RT = 100kΩ	•	0.92	1	1.08	MHz
f <sub>SYNC</sub>	SYNC Capture Range	% of Programmed Frequency		50		150	%
V <sub>INTVCC</sub>	V <sub>INTVCC</sub> LDO Output Voltage (V <sub>INTVCC</sub> +  V <sub>OUT</sub> - )	$V_{IN} > 3.6V$ , $V_{EXTVCC} +  V_{OUT}^-  = 0V$ $V_{IN} > 5.0V$ , $V_{EXTVCC} +  V_{OUT}^-  > 3.2V$		3.25 2.85	3.45 3	3.65 3.15	V
V <sub>EXTVCC</sub>	EXTV <sub>CC</sub> Switchover Voltage	V <sub>EXTVCC</sub> +  V <sub>OUT</sub> <sup>-</sup>	•	3.1 3.25	3.15	3.2	V
R <sub>VOUTSNS</sub>	V <sub>OUTSNS</sub> Resistance to SV <sub>OUT</sub> <sup>-</sup>			80	100	120	kΩ
I <sub>PGDFB</sub>	PGDFB Leakage Current	V <sub>PGDFB</sub> = 0.6V			0	100	nA
OV <sub>PGDFB</sub>	Output Overvoltage PGOOD Upper Threshold	V <sub>PGFB</sub> +  V <sub>OUT</sub> <sup>-</sup>   Rising		0.63	0.645	0.66	V
UV <sub>PGDFB</sub>	Output Undervoltage PGOOD Lower Threshold	V <sub>PGFB</sub> +  V <sub>OUT</sub> <sup>-</sup>   Falling		0.54	0.555	0.57	V
$\Delta V_{PGDFB}$	PGOOD Hysteresis				10		mV
R <sub>PGOOD</sub>	PGOOD Pull-Down Resistance				550		Ω
I <sub>PGOOD(LEAK)</sub>	PGOOD Leakage Current	V <sub>PG00D</sub> = 3.3V				100	nA

# **ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>PGOOD</sub>	PGOOD Delay	PGOOD Low to High PGOOD High to Low			16 64		Switch Cycles Switch
							Cycles
$V_{VINREG}$	Input Voltage Regulation Voltage (V <sub>INREG</sub> +  V <sub>OUT</sub> <sup>-</sup>  )		•	1.85	2	2.15	V
I <sub>VINREG</sub>	V <sub>INREG</sub> Leakage Current				0	100	nA

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Transient absolute maximum voltages should not be applied for more than 4% of the switching duty cycle.

**Note 3:** Minimum On-time considerations need to be taken into account when regulating to an output voltage close to zero. Refer to minimum ontime section in Operations for more details.


**Note 4:** The LTC7149 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC7149E is guaranteed to meet specifications from 0°C to 85°C junction temperature. Specifications over the -40°C to


125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC7149I is guaranteed over the full –40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.


**Note 5:** The quiescent current in FC mode does not include switching loss of the power FETs.


**Note 6:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.


# TYPICAL PERFORMANCE CHARACTERISTICS
























$$\begin{split} &V_{\text{IN}} = 24\text{V, } V_{\text{OUT}} = -3.3\text{V} \\ &I_{\text{OUT}} = 0.2\text{A to } 2\text{A, L} = 2.2\mu\text{H, } f_{\text{SW}} = 1\text{MHz} \\ &R_{\text{ITH}} = 1\text{k}\Omega, \, C_{\text{ITH}} = 2.2\text{nF, } C_{\text{ITHP}} = 100\text{pF} \\ &C_{\text{OUT}} = 2\times22\mu\text{F} + 150\mu\text{F} \end{split}$$

# TYPICAL PERFORMANCE CHARACTERISTICS



# PIN FUNCTIONS (QFN/TSSOP)

**V<sub>OUT</sub>** (**Pins 1, 2, 26-28/Pins 1-5):** Negative Output of the Step-Down Regulator.

**V<sub>IN</sub>** (**Pin 3**, **4/Pins 6**, **7**): Input Supply Pin of the Step-Down Regulator.

**RUN (Pin 5/Pin 8):** Logic Controlled RUN Input. Do not leave this pin floating. Place a resistor divider from  $V_{IN}$  to GND for an accurate  $V_{IN}$  undervoltage threshold.

**GND (Pins 6/Pins 9):** Board Ground Sense Pins. Connect pins to PCB ground.

MODE/SYNC (Pin 7/Pin 10): Mode Select and Oscillator Synchronization Input of the Step-Down Regulator. Leave MODE/SYNC floating for forced continuous mode operation or tie MODE/SYNC to GND for Burst Mode operation. Furthermore, connecting MODE/SYNC to an external clock will synchronize the internal oscillator to the external clock signal and put the part in forced continuous mode.

**PGOOD** (Pin 8/Pin 11):  $V_{OUT}^-$  Within Regulation Indicator. PGOOD is pulled to GND when  $V_{PGDFB}$  is more than 0.645V or less than 0.555V with respect to  $V_{OUT}^-$ .

**PGDFB (Pin 9/Pin 12):** Power Good Feedback. Place a resistor divider from GND to V<sub>OUT</sub><sup>-</sup> to detect power good level.

**VINREG (Pin 11/Pin 14):** Input Voltage Regulation Sense Input. Place a resistor divider from  $V_{IN}$  to  $V_{OUT}^{-}$  to program the level of input voltage regulation. To disable feature, connect the pin to INTVcc.

 $R_T$  (Pin 12/Pin 15): Oscillator Frequency Programming Pin. Connect an external resistor between 500k to 40k from  $R_T$  to  $SV_{OUT}^-$  to program the frequency from 200kHz to 2.5MHz respectively. Since the synchronization range is limited to  $\pm 50\%$  of the set frequency, be sure that either

the external clock is within this range or R<sub>T</sub> is set to accommodate the external clock for proper frequency lock.

**V<sub>OUTSNS</sub>** (**Pin 13/Pin 16**): Output Voltage Error Amplifier Input Pin. For majority of applications, connect this pin to GND.

**ISET (Pin 14/Pin 17):** Accurate  $50\mu A$  Bias Current and Positive Input to the Error Amplifier. Connect an external resistor from this pin to  $V_{OUT}^-$  to program the output voltage. Connecting an external capacitor from ISET to  $V_{OUT}^-$  will soft start the output voltage by reducing current inrush during start-up.

**ITH (Pin 15/Pin 18):** Error Amplifier Output and Switching Regulator Compensation Point. The current comparator's trip threshold is linearly proportional to this voltage. Tying this pin to INTV<sub>CC</sub> activates internal compensation.

**EXTV**<sub>CC</sub> (**Pin 16**/ **Pin 19**): External Power Input to the Internal Regulator. The internal regulator will draw current from EXTV<sub>CC</sub> instead of V<sub>IN</sub> when EXTV<sub>CC</sub> is tied to a voltage higher than 3.2V above V<sub>OUT</sub><sup>-</sup> and V<sub>IN</sub> is 5V above V<sub>OUT</sub><sup>-</sup>. For output voltages at or below -3.3V, this pin can be tied to GND. If this pin is tied to a supply other than GND, locally bypass with at least a  $1\mu F$  to V<sub>OUT</sub><sup>-</sup>.


**INTV<sub>CC</sub> (Pin 17/Pin 20):** Low Dropout Regulator. Locally bypass with at least  $1\mu F$  to  $V_{OUT}^{-}$ .

**BOOST (Pin 18/Pin 21):** Boosted Floating Driver Supply for Internal Top Power MOSFET. Place a 0.1µF bootstrap capacitor between BOOST and SW.

**SW** (Pins 19-25/Pins 22-28): Switch Node Connection to the Inductor of the Regulator.

**SV<sub>OUT</sub>** (Pins 10, 29/Pins 13, 29): The exposed pad must be soldered to a PCB metal plane to SV<sub>OUT</sub> for electrical connection and rated thermal performance.

# **FUNCTIONAL DIAGRAM**



# **OPERATION**

The LTC7149 is a current mode monolithic step-down regulator. The accurate  $50\mu A$  bias current on the ISET pin allows the user to program the output voltage in a unity-gain buffer fashion with just one external resistor,  $R_{SET}$ , from the ISET pin to  $V_{OUT}^-$ . The output voltage is set such that:

$$V_{OUT}^- = -50\mu A \cdot R_{SFT}$$

The LTC7149 operates through a wide  $V_{IN}$  range, and its frequency can be programmed to a wide range with the  $R_T$  resistor. To suit a variety of applications, the MODE/SYNC pin allows the user to trade off output ripple for efficiency.

#### **Main Control Loop**

In normal operation, the internal top power MOSFET is turned on at the beginning of a clock pulse. The inductor current is allowed to ramp up to a peak level. Once that level is reached, the top power switch is turned off and the bottom switch is turned on until the next clock cycle. The peak inductor current is determined by sensing the voltage drop across the SW and V<sub>IN</sub> nodes of the top power MOSFET. The voltage on the ITH pin sets the comparator threshold corresponding to inductor peak current. The error amplifier, EA, adjusts this ITH voltage by comparing the differential  $V_{OLITSNS}$  voltage to  $V_{OLIT}$  with the voltage on ISET. In the typical application where the V<sub>OUTSNS</sub> pin is tied to GND, if the load current into V<sub>OUT</sub> increases, it causes an increase in V<sub>ISET</sub> with respect to V<sub>OUTSNS</sub>. This causes the ITH voltage to rise until the current into V<sub>OLIT</sub> provided by the regulator matches that of the load current.

#### **Low Current Operation**

Burst Mode operation can be selected by connecting the MODE/SYNC pin to GND. In this mode, the LTC7149 will automatically transition from continuous mode operation to Burst Mode operation when the load current is low. A reverse current comparator looks at the voltage across SW to GND and turns off the bottom power MOSFET when that voltage difference approaches zero. This prevents the inductor current from going negative. An internal burst clamp is set to be approximately 1A, which means that in Burst Mode, the peak inductor current will never go below 1A regardless of what the ITH voltage demands the peak

current to be. As a result, when the load is low enough, V<sub>OUTSNS</sub> will rise relative to V<sub>ISET</sub> because the average programmed inductor current is above the load current, thus driving  $V_{ITH}$  low. Once the ITH voltage is driven below an internal threshold (~400mV), the switching regulator will enter its sleep mode and wait for V<sub>OLIT</sub> to drop and V<sub>ITH</sub> to rise above the threshold before it starts to switch again. During sleep mode, the quiescent current of the part is reduced to 440µA to conserve input power. The LTC7149 is designed to operate with single burst pulse behavior to minimize output voltage ripple while keeping the efficiency high at light loads. Lastly, if at any point the top power MOSFET is on for roughly 8 consecutive cycles, the part will turn on the bottom power MOSFET for a brief duration such that the BOOST capacitor can be replenished.

#### **Forced Continuous Mode Operation**

Floating the MODE/SYNC pin defaults the LTC7149 into forced continuous mode operation. In this mode, the part switches continuously regardless of load current, and the inductor peak current is allowed to decrease to approximately—1A to allow for significant negative average current.

#### High Duty Cycle/Dropout Operation

As the input voltage decreases towards the desired output voltage, the duty cycle will increase towards 100%. However, given the architecture, there are two restrictions that prevent the LTC7149 from operating in full dropout mode.

The first restriction is due to how the ISET voltage is programmed. If a resistor is placed between ISET and  $V_{OUT}^-$  to set the output voltage, the  $50\mu\text{A}$  of current out of the ISET pin is only guaranteed to be accurate when  $V_{ISET}$  is more than 500mV below  $V_{IN}$ . As the input voltage drops below that 500mV threshold, the ISET current will decrease, thus limiting the programmed voltage. Typically,  $V_{ISET}$  will never get within 300mV of  $V_{IN}$ . Since  $V_{ISET}$  programs  $V_{OUT}^-$ , this limitation essentially enforces a maximum duty cycle for the switcher. This limitation can be overcome if an accurate external supply is used to drive the ISET pin directly.

# **OPERATION**

The second limitation against full dropout operation is the requirement for the BOOST to SW capacitor to refresh. When the top power MOSFET is on indefinitely during dropout operation, the BOOST to SW capacitor slowly gets depleted by the internal circuitry of the chip. When the bottom switch does not turn on for at least 80ns for 8 periods, it is forced to turn on in order to guarantee sufficient voltage on the bootstrap capacitor. During a refresh, the bottom switch will only turn on for roughly 30% of the period to limit inductor ripple, thus limiting output voltage ripple.

#### **Input Voltage Regulation**

In certain applications, the input supply to the power regulator can exhibit fairly high output impedance. As a result, when the regulator is running at heavy loads,  $V_{IN}$  might droop more than desired. The input voltage regulation loop allows the application to be programmed to decrease the peak inductor current level, and consequently the input current draw, when it senses that the input voltage has dropped below a programmed threshold. If  $V_{INREG}$  ever falls below 2V above  $V_{OUT}^{-}$ , the regulator will decrease the output current level in order to maintain the 2V at the pin. If this feature is not required, tie the  $V_{INREG}$  pin to  $INTV_{CC}$  to prevent this control loop from interfering with normal operation.

### INTV<sub>CC</sub> Regulator

The LTC7149 has two onboard internal low dropout (LDO) regulators that power the drivers and internal bias circuitry. Regardless of which one is in operation, the INTV<sub>CC</sub> must be bypassed to  $V_{OUT}^-$  with a minimum of  $2.2\mu F$  ceramic capacitor. Good bypassing is necessary to supply the high transient current required by the power MOSFET gate drivers.

The first LDO is powered from  $V_{IN}$ , and the INTV<sub>CC</sub> voltage is regulated to 3.3V above  $V_{OUT}^-$ . The power dissipated across this LDO would thus be equal to  $(V_{IN} + |V_{OUT}^-| -3.3V) \cdot I_{INTVCC}$ . For a typical 1MHz application running in CCM, the current drawn from INTV<sub>CC</sub> by the chip is roughly 20mA. Thus, if the input voltage is high, the power loss and heat rise due to this LDO might be quite significant.

To combat this issue, a separate LDO exists that is powered from EXTV $_{CC}$ . As long as the input voltage is above 5V and the EXTV $_{CC}$  voltage is >3.2V above V $_{OUT}^-$ , this LDO will take over and regulate the INTV $_{CC}$  voltage to 3.1V above V $_{OUT}^-$ . In applications where the output voltage is programmed to –3.3V or below, it is recommended that the EXTV $_{CC}$  pin be directly tied to the GND pin. Furthermore, if a separate lower voltage rail exists on board that can supply INTV $_{CC}$  current, then attaching that supply to EXTV $_{CC}$  will also suffice provided that a 1µF ceramic bypass capacitor is placed from the EXTV $_{CC}$  pin to V $_{OUT}^-$  physically close to the chip. Both examples should significantly reduce the power loss through the LDO.

### V<sub>IN</sub> Undervoltage Programming

LTC7149 offers an accurate RUN threshold to start the regulator. As a result, a resistor divider from  $V_{IN}$  to GND can be placed with the intermediate node fed back to RUN to set an accurate  $V_{IN}$  undervoltage threshold. As the input voltage rises, the RUN voltage will increase above the  $V_{RUN}$  rising threshold (1.2V), and the regulator will turn on. Similarly, once on, if the input voltage decreases below the  $V_{RUN}$  falling threshold (1.1V), the regulator will turn off.

#### **VIN Overvoltage Protection**

In order to protect the internal power MOSFET devices against transient voltage spikes, the LTC7149 constantly monitors the  $V_{IN}$  pin for an overvoltage condition. When  $V_{IN} + |V_{OUT}^-|$  rises above  $V_{OVLO}$  the regulator suspends operation by shutting off both power MOSFETs and discharges the ISET pin voltage to ground. Once  $V_{IN}$  drops below  $V_{OVLO} - V_{OVLO(HYST)},$  the regulator resumes normal switching operation.

#### **Programming Switching Frequency**

Connecting a resistor from the  $R_T$  pin to  $SV_{OUT}^-$  programs the switching frequency from 200kHz to 3MHz according to the following formula:

Frequency (Hz) = 
$$\frac{10^{11}(1/F)}{R_T(\Omega)}$$

Do not float the R<sub>T</sub> pin.

7149fa

# **OPERATION**

The internal phase-locked loop has a synchronization range of  $\pm 50\%$  around its programmed frequency. Therefore, during external clock synchronization, the proper  $R_T$  value should be selected such that the external clock frequency is within this 50% range of the  $R_T$  programmed frequency.

### **Output Voltage Tracking and Soft-Start**

The LTC7149 allows the user to program its output voltage ramp rate by means of the ISET pin. Since  $V_{OUTSNS}$  servos its voltage to that of  $V_{ISET}$ , placing an external capacitor  $C_{SET}$  from the ISET pin to  $V_{OUT}^-$  will program the ramp-up rate of the ISET pin and thus the  $V_{OUT}^-$  voltage.

$$V_{OUT}-(t)=I_{ISET} \cdot R_{SET} \left[ 1-e^{\frac{1}{R_{SET} \cdot C_{SET}}} \right]$$

From 0% to 90% V<sub>OUT</sub>-:

$$t_{SS} \cong -R_{SET} \bullet C_{SET} \bullet In(1-0.9)$$

$$t_{SS} \cong 2.3 \bullet R_{SET} \bullet C_{SET}$$

The soft-start time  $t_{SS}$  (from 0% to 90% of  $V_{OUT}$ ) is 2.3 times the time constant ( $R_{SET} \cdot C_{SET}$ ). The ISET pin can also be driven by an external supply capable of sinking 50 $\mu$ A.

When starting up into a pre-biased  $V_{OUT}$ , the LTC7149 will stay in Burst Mode operation and keep the power switches off until the voltage on ISET has ramped up to be equal to  $V_{OUTSNS}$ , at which point the switcher will begin switching and  $V_{OUT}$  will start to decrease at the rate to maintain:  $V_{ISET} = V_{OUTSNS}$ .

### **Output Power Good**

When the LTC7149's output voltage is within the 7.5% window of the regulation point, which is divided down as a  $V_{PGDFB}$  voltage in the range of 0.555V to 0.645V with respect to  $V_{OUT}^-$ , the output voltage is in regulation and the PG00D pin is pulled high with an external resistor connected to a voltage rail less than 6V above GND. Otherwise, an internal open-drain pull-down device will pull the PG00D pin low to GND. To prevent unwanted PG00D glitches during transients or dynamic  $V_{OUT}^-$  changes, the

LTC7149's PGOOD falling edge includes a blanking delay of approximately 64 clock cycles.

#### **Internal/External ITH Compensation**

For ease of use, the user can simplify the loop compensation by tying the ITH pin to  $INTV_{CC}$  to enable internal compensation. Because the internal compensation is required to provide a stable output voltage for a wide range of switching frequencies, it is designed to have a loop response that is typically much slower than optimal. This thus becomes a trade-off between simplicity and  $OPTI\text{-}LOOP^{\tiny\textcircled{\tiny 0}}$  optimization, where ITH components are external and are selected to optimize the loop transient response with minimum output capacitance.

#### **Minimum On-Time Considerations**

Due to the architecture of the LTC7149, a minimum on-time restriction is imposed such that the top power MOSFET can have enough time to turn on and accurately determine if it has reached its peak current level before shutting off. The typical minimum on-time of the regulator is 60ns. Thus, given an application with varying input and output voltage ranges, the frequency must be designed to be slow enough to ensure the minimum on-time restriction is not violated.

In the rare cases where the minimum on-time restriction is violated, the frequency of the LTC7149 will automatically and gradually fold back down to one-fifth of its programmed switching frequency to allow the output to remain in regulation. This feature is designed for applications where the input voltage only experiences momentary spikes in voltage. In such applications, the frequency does not have to be programmed so slow to account for those momentary spikes, thus significantly saving component size and cost.

$$t_{ON(MIN)} = \frac{|V_{OUT}^-|}{V_{IN(MAX)} + |V_{OUT}^-|} \cdot \frac{1}{f_{SW}}$$

Choose the appropriate switching frequency to guarantee the  $t_{\text{ON}(\text{MIN})}$  does not approach the minimum on-time number.

The minimum on-time occurs at maximum  $V_{\text{IN}}$ .

### Input Capacitor (CIN) Selection

The input capacitance,  $C_{IN}$ , is needed to filter the square wave current at the drain of the top power MOSFET. To prevent large input voltage droops from occurring, a low effective series resistance (ESR) input capacitor sized for the maximum RMS current should be used. The maximum RMS current is given by:

$$I_{RMS} \cong I_{OUT(MAX)} \bullet \sqrt{\frac{|V_{OUT}|}{V_{IN}}}$$

This formula has a maximum at  $V_{IN} = |V_{OUT}^-|$ , where  $I_{RMS} \cong I_{OUT}$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

# Output Capacitor (C<sub>OUT</sub>) Selection

The selection of  $C_{OUT}$  is determined by the ESR that is required to minimize voltage ripple and load step transients as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response.

When the top power FET is on, the current into the  $V_{OUT}^-$  terminal of  $C_{OUT}$  is equal to the load current,  $I_{LOAD}$ . When the bottom power FET is on, the current into the  $V_{OUT}^-$ 

terminal of  $C_{OUT}$  is equal to the load current subtracted by the inductor current,  $I_L$ . In equilibrium, the charge lost during one phase is replenished in the other, and the output ripple,  $\Delta V_{OUT(CHARGE)}$ , is determined by:

$$\Delta V_{\text{OUT}(\text{CHARGE})} \cong \frac{I_{\text{OUT}}}{f_{\text{SW}} \bullet C_{\text{OUT}}} \left( \frac{|V_{\text{OUT}}^-|}{V_{\text{IN}} + |V_{\text{OUT}}^-|} \right)$$

The ESR of the C<sub>OUT</sub> is also a major factor in total output voltage ripple. The ripple due to ESR is:

 $\Delta V_{OUT(ESR)} \cong I_{LPK} \bullet R_{ESR}, Where:$ 

$$I_{LPK} = I_{OUT} \left( \frac{V_{IN} + |V_{OUT}|}{V_{IN}} \right) + \frac{V_{IN} \cdot |V_{OUT}|}{2f_{SW} \cdot L \cdot (V_{IN} + |V_{OUT}|)}$$

The total output voltage ripple is thus:

$$\Delta V_{OUT} = \Delta V_{OUT(CHARGE)} + \Delta V_{OUT}(ESR)$$

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors are very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics and small footprints.

### **Using Ceramic Input and Output Capacitors**

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When only a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at  $V_{\rm IN}$  large enough to damage the part.

When choosing the input and output ceramic capacitors, use X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Since the ESR of a ceramic capacitor is so low, the input and output capacitor must instead fulfill a charge storage requirement. During a load step, the output capacitor must instantaneously supply the current to support the load until the feedback loop raises the switch current enough to support the load.

More capacitance may be required depending on the duty cycle and load step requirements. In most applications, the input capacitor is merely required to supply high frequency bypassing, since the impedance to the supply is very low. A  $22\mu F$  ceramic capacitor is usually enough for these conditions. Place this input capacitor as physically close to the  $V_{IN}$  pin as possible.

#### **Inductor Selection**

Given the desired input and output voltages, the inductor value and operating frequency determine the ripple current:

$$\Delta I_{L} = \frac{-V_{IN(MAX)}}{f_{SW} \bullet L} \left( \left| \frac{\left| V_{OUT}^{-} \right|}{V_{IN(MAX)} + \left| V_{OUT}^{-} \right|} \right) \right)$$

Lower ripple current reduces core losses in the inductor and reduces output voltage ripple. However, at extremes, low ripple causes inductor current sensing issues. Highest efficiency operation is obtained at low frequency with reasonably small ripple current. However, achieving this requires a large inductor. There is a trade-off between component size, efficiency and operating frequency.

A reasonable starting point is to choose a ripple current that is about 2A. To guarantee that ripple current does not exceed specified inductor saturation current ratings, the inductance should be chosen according to:

$$L = \frac{V_{IN(MAX)}}{f_{SW} \bullet \Delta I_{L(MAX)}} \left( \frac{|V_{OUT}^-|}{V_{IN(MAX)} + |V_{OUT}^-|} \right)$$

Once the value for L is known, the type of inductor must be selected. Core loss is very dependent on the material, frequency and inductance selected. Higher inductance reduces ripple. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite materials have very low core losses and are preferred at high switching frequencies, so design goals can minimize copper loss and preventing saturation. However, ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price versus size requirements and any radiated field/EMI requirements. New designs for surface mount inductors are available from Toko, Vishay, NEC/Tokin, Cooper, TDK and Wurth Elektronik. Refer to Table 1 for more details.

**Table 1. Inductor Selection Table** 

INDUCTOR	INDUCTANCE (µH)	DCR (m $\Omega$ )	MAX CURRENT (A)	DIMENSIONS (mm)	HEIGHT (mm)	MANUFACTURER
XAL8080 Series	4.7	8.89	17.4	8.6 × 8.1	8.0	Coilcraft
	6.8	13.20	14.0	8.6 × 8.1	8.0	www.coilcraft.com
	10.0	21.00	10.9	8.6 × 8.1	8.0	
XAL1010 Series	3.3	3.70	27.4	11.3 × 10	10.0	
	4.7	5.20	25.4	11.3 × 10	10.0	
	5.6	6.30	23.6	11.3 × 10	10.0	
	6.8	8.10	21.8	11.3 × 10	10.0	
	8.2	11.70	18.3	11.3 × 10	10.0	
	10.0	13.40	17.5	11.3 × 10	10.0	
	15.0	16.9	15.5	11.3 × 10	10.0	
FDV0840 Series	2.1	10.40	10.6	9.1 × 8.4	4.0	Toko www.toko.com
	3.9	18.80	8.4	9.1 × 8.4	4.0	
	4.9	24.60	6.9	9.1 × 8.4	4.0	
	6.9	31.70	6.1	9.1 × 8.4	4.0	
IHLP-4040DZ-A1	2.2	8.20	25.6	11.5 × 10.3	4.0	Vishay
Series	3.3	13.70	18.6	11.5 × 10.3	4.0	www.vishay.com
	4.7	15.00	17.0	11.5 × 10.3	4.0	
	5.6	17.60	16.0	11.5 × 10.3	4.0	
	6.8	21.20	13.5	11.5 × 10.3	4.0	
	10.0	33.20	12.0	11.5 × 10.3	4.0	
WE-HCI 1050 Series	2.4	3.50	17.0	10.6 × 10.6	5.0	Wurth Elektronik
	3.3	5.90	15.0	10.6 × 10.6	5.0	www.we-online.con
	4.2	7.10	14.0	10.6 × 10.6	5.0	
	5.5	10.30	12.0	10.6 × 10.6	5.0	
	6.5	12.50	10.0	10.6 × 10.6	5.0	
	7.8	13.60	9.5	10.6 × 10.6	5.0	
	10.0	16.30	8.5	10.6 × 10.6	5.0	

#### **Checking Transient Response**

The OPTI-LOOP external compensation allows the transient response to be optimized for a wide range of loads and output capacitors via the ITH pin. This allows for optimization of the control loop behavior and provides a DC-coupled and AC-filtered closed-loop response test point. The DC step, rise time and settling at this test point truly reflects these closed-loop responses. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin.

The typical application section provides adequate starting points for different applications. The RC filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested value) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because their various types and values determine the loop feedback factor gain and phase. An output current pulse of 20% to 100% of full load current having a rise time of 1µs to 10µs will produce output voltage and ITH pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop.

Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{OUT}^-$  immediately shifts by an amount equal to the  $\Delta I_{LOAD} \bullet ESR$ , where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}^-$  to its steady-state value. During this recovery time,  $V_{OUT}^-$  can be monitored for overshoot or ringing that would indicate a stability problem.

The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second order overshoot/DC ratio cannot be used to determine phase margin. The gain of the loop increases with the  $R_{ITH}$  and the bandwidth of the loop increases with decreasing  $C_{ITH}$ . If

 $R_{ITH}$  is increased by the same factor that  $C_{ITH}$  is decreased, the zero frequency will be kept the same, thereby keeping the phase the same in most critical frequency ranges of the feedback loop.

The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Analog Devices Application Note 76.

### **Max Output Current**

The maximum output current for the LTC7149 is equal to:

$$I_{OUT(MAX)} = 4A \cdot (1 - D_{eff})$$

Such that  $D_{\mbox{\scriptsize eff}}$  denotes the effective duty cycle of the application. On the first order,

$$D_{eff} \approx \frac{\mid V_{OUT}^- \mid}{V_{IN} + \mid V_{OUT}^- \mid}$$

However, voltage drops across the power switches and inductor DCR leads to errors in that approximation.

$$D_{eff} = \frac{|V_{OUT}^{-}| + 4A \cdot R_{L} + 4A \cdot R_{BOT}}{|V_{IN}| + |V_{OUT}^{-}| - 4A \cdot R_{TOP} + 4A \cdot R_{BOT}}$$

$$D_{eff} = \frac{|V_{OUT}^{-}| + 4A \cdot R_{L} + 0.2V}{|V_{IN}| + |V_{OUT}^{-}| - 0.24V}$$

Where  $R_{l}$  is the DCR of the inductor.

Refer to Maximum Output Current vs Input Voltage in the typical performance characteristics section for a quick reference.

#### **Output Short Considerations**

In an event where the output of the LTC7149 is shorted to GND through a low resistance, high inductance trace/wire, it is likely for the V<sub>OUT</sub>-voltage to momentarily spike

above board GND. In a typical application where the GND and  $V_{OUTSNS}$  pins are tied directly to the board GND, it would violate the ABSMAX specification of those pins and potentially cause damage to the IC. To prevent damage in this case, connect a  $100\Omega$  resistor between the  $V_{OUTSNS}$  pin to board GND, and a  $20\Omega$  resistor between the GND pin to board GND.

#### **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual power losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

% Efficiency = 
$$100\% - (P1 + P2 + P3 + ...)$$

where P1, P2, etc. are the individual losses as a percentage of input power. Although all dissipative elements in the circuit produce losses, three main sources usually account for most of the losses in LTC7149 circuits: 1) I<sup>2</sup>R losses, 2) switching and biasing losses, 3) other losses.

1.  $I^2R$  losses are calculated from the DC resistances of the internal switches,  $R_{SW}$ , and external inductor,  $R_L$ . In continuous mode, the average output current flows through inductor L but is "chopped" between the internal top and bottom power MOSFETs. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET  $R_{DS(0N)}$  and the duty cycle (D) as follows:

$$R_{SW} = (R_{DS(ON)TOP})(D) + (R_{DS(ON)BOT})(1 - D)$$

The R<sub>DS(ON)</sub> for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus to obtain I<sup>2</sup>R losses:

$$I^2R$$
 losses =  $I_{OUT}^2(R_{SW} + R_L)$ 

2. The switching current is the sum of the MOSFET driver and control currents. The power MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a power MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from V<sub>IN</sub> to ground. The resulting dQ/ dt is a current out of V<sub>IN</sub> that is typically much larger than the DC control bias current. In continuous mode:

$$I_{GATECHG} = f(Q_T + Q_B)$$

where  $Q_T$  and  $Q_B$  are the gate charges of the internal top and bottom power MOSFETs and f is the switching frequency. The power loss is thus:

The gate charge loss is a function of current through the  $INTV_{CC}$  pin as well as frequency. Thus, their effects will be more pronounced in application with high LDO supply voltages (either EXTV<sub>CC</sub> or  $V_{IN}$ ) and higher frequencies.

3. Other "hidden" losses such as transition loss and copper trace and internal load resistances can account for additional efficiency degradations in the overall power system. It is very important to include these "system" level losses in the design of a system. Transition loss arises from the brief amount of time the top power MOSFET spends in the saturated region during switch node transitions. The LTC7149 internal power devices switch quickly enough that these losses are not significant compared to other sources. Other losses including diode conduction losses during dead-time and inductor core losses which generally account for less than 2% total additional loss.

#### **Thermal Conditions**

In a majority of applications, the LTC7149 does not dissipate much heat due to its high efficiency and low thermal resistance of its exposed-back QFN and FE packages. However, in applications where the LTC7149 is running at high ambient temperature, high  $V_{\text{IN}}$ , high switching frequency, and maximum output current load, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 180°C, both power switches will be turned off until the temperature drops by 15°C.

To avoid the LTC7149 from exceeding the maximum junction temperature, some thermal analysis must be done. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$T_{RISE} = P_D \bullet \theta_{JA}$$

As an example, consider the case when the LTC7149 is used in applications where  $V_{IN}=24V,\ V_{OUT}^{-}=-5V,\ I_{OUT}=4A1$  and f = 1MHz. The equivalent power MOSFET resistance  $R_{SW}$  is:

$$R_{SW} = R_{DS(0N)TOP} \bullet \frac{|V_{OUT}^{-}|}{|V_{IN} + |V_{OUT}^{-}|} + R_{DS(0N)BOT} \bullet \left(1 - \frac{|V_{OUT}^{-}|}{|V_{IN} + |V_{OUT}^{-}|}\right)$$
$$= 110m\Omega \bullet \frac{5V}{29V} + 50m\Omega \bullet \left(1 - \frac{5V}{29V}\right)$$
$$= 60.3m\Omega$$

In the case where the EXTV $_{CC}$  pin is connected to the GND, the V $_{IN}$  current will be minimal as most of the current used to bias up internal circuitry and gate drive will come directly from EXTV $_{CC}$ . Typically for a 1MHz application, the current drawn from EXTV $_{CC}$  will be 20mA.

Therefore, the total power dissipated by the part is:

$$P_D = I_{OUT}^2 \cdot R_{SW} + V_{EXTVCC} \cdot I_{EXTVCC}$$
$$= 16A^2 \cdot 60.3m\Omega + 5V \cdot 20mA$$
$$= 1.07W$$

The FE28 package junction-to-ambient thermal resistance,  $\theta_{JA}$ , is around 30°C/W. Therefore, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately:

$$T_{.1} = 1.07W \cdot 30^{\circ}C/W + 25^{\circ}C = 57^{\circ}C$$

Remembering that the above junction temperature is obtained from an  $R_{DS(ON)}$  at 25°C, we might recalculate the junction temperature based on a higher  $R_{DS(ON)}$  since it increases with temperature. Redoing the calculation assuming that  $R_{SW}$  increased 10% at 57°C yields a new junction temperature of 63°C. If the application calls for a higher ambient temperature and/or higher switching frequency, care should be taken to reduce the temperature rise of the part by using a heat sink or air flow.

### **Board Layout Considerations**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC7149 (refer to Figure 1). Check the following in your layout:

- 1. Do the capacitors  $C_{IN}$  connect to the  $V_{IN}$  and  $V_{OUT}^-$  as close as possible? These capacitors provide the AC current to the internal power MOSFETs and their drivers.
- 2. Are  $C_{OUT}$  and L closely connected? The (+) plate of  $C_{OUT}$  returns current to GND and the (-) plate of  $C_{IN}$ .
- 3. Solder the exposed pad (Pin 29) on the bottom of the package to the  $SV_{OUT}^-$  plane. Connect this  $SV_{OUT}^-$  plane to other layers with thermal vias to help dissipate heat from the LTC7149.
- 4. The ground terminal of the ISET resistor must be connected to the other quiet signal SV<sub>OUT</sub><sup>-</sup> and together connected to the power V<sub>OUT</sub><sup>-</sup> on only one point. The ISET resistor should be placed and routed away from noisy components and traces, such as the SW line, and its trace should be minimized.

- 5. Keep sensitive components away from the SW pin. The ISET resistor,  $R_T$  resistor, the compensation components  $C_{ITH}$  and  $R_{ITH}$ , and the INTV $_{CC}$  bypass caps should be routed away from the SW trace and the inductor.
- 6. A ground plane is preferred.
- 7. Flood all unused areas on all layers with copper, which reduces the temperature rise of power components. These copper areas should be connected to GND.

### **Design Example**

As a design example, consider the LTC7149 in an application with the following specifications:

$$V_{IN} = 24V \text{ to } 36V$$

$$V_{OUT}^- = -5V$$

$$I_{OUT(MAX)} = 3A$$

$$I_{OUT(MIN)} = 500 \text{mA}$$

$$f_{SW} = 1MHz$$

First, the R<sub>SET</sub> is selected based on:

$$R_{SET} = \frac{V_{OUT}}{50\mu A} = \frac{5V}{50\mu A} = 100k\Omega$$

For best accuracy, a 0.1% 100k resistor is selected.

For a typical soft-start time of 2ms (0% to 90% of final  $V_{OUT}$  value), the  $C_{SET}$  should be:

$$2ms = 2.3 \cdot R_{SET} \cdot C_{SET}$$
  
 $\Rightarrow C_{SET} = 8.7nF$ 

A typical 10nF capacitor can be used for  $C_{\text{SET}}$ .

Because efficiency is important at both high and low load current, Burst Mode operation will be utilized. Select from the characteristic curves the correct  $R_T$  resistor for the 1MHz switching frequency. Based on that,  $R_T$  should be 100k. Then calculate the inductor value to achieve a current ripple that is about 40% of the maximum load current at maximum  $V_{\text{IN}}$ :

$$L = \left(\frac{36V}{1MHz \cdot 2.4A}\right) \left(\frac{5V}{41V}\right) = 1.8\mu H$$


 $C_{OUT}$  will be selected based on the ESR that is required to satisfy the output ripple requirement and the bulk capacitance needed for loop stability. For this design, two  $47\mu F$  ceramic capacitors will be used.


 $\ensuremath{\text{C}_{\text{IN}}}$  should be sized for a maximum current rating of:

$$I_{RMS} = 3A\sqrt{\frac{5V}{24V}} = 1.37A$$


Decoupling the  $V_{IN}$  pin with one  $22\mu F$  ceramic capacitor is adequate for most applications.


# 12V Input to -5V Output at 1MHz Operation







#### 12V Input to -12V Output at 1MHz Operation







# 24V Input to -5V Output at 1MHz Operation







#### 24V Input to -12V Output at 1MHz Operation





### 24V Input to -24V Output at 1MHz Operation







# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC7149#packaging for the most recent package drawings.

# UFD Package 28-Lead Plastic QFN (4mm × 5mm)

(Reference LTC DWG # 05-08-1712 Rev  $\acute{\text{C}}$ )






#### NOTE:

- 1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGHD-3).
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
  - ON THE TOP AND BOTTOM OF PACKAGE

# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC7149#packaging for the most recent package drawings.

#### FE Package 28-Lead Plastic TSSOP (4.4mm) (Reference LTC DWG # 05-08-1663 Rev L) Exposed Pad Variation EB




# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	03/18	Clarified Absolute Maximum Ratings	2
		Clarified Functional Diagram	8
		Clarified Board Layout Considerations	17

7149fa

#### 24V Input Concurrent ±12V Supply



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LTC3649	60V, 4A Synchronous Rail-to-Rail Single Resistor Step-Down Regulator	V <sub>IN(MIN)</sub> = 3.1V, V <sub>IN(MAX)</sub> = 60V, V <sub>OUT(MIN)</sub> = 0V, 4mm × 5mm QFN-28, TSSOP-28E	
LTC3600	15V, 1.5A Synchronous Rail-to-Rail Single Resistor Step-Down Regulator	V <sub>IN(MIN)</sub> = 4V, V <sub>IN(MAX)</sub> = 15V, V <sub>OUT(MIN)</sub> = 0V, MSOP-12, 3mm × 3mm DFN-12	
LTC3892/ LTC3892-1	60V, Low I <sub>Q</sub> , Dual 2-Phase Synchronous Step-Down DC/DC Controller with 99% Duty Cycle	PLL Fixed Frequency 50kHz to 900kHz, $4.5V \le V_{IN} \le 60V$ , $0.8V \le V_{OUT} \le 0.99V_{IN}$ , $I_Q = 29\mu A$	
LTC3891	60V, Low I <sub>O</sub> , Synchronous Step-Down DC/DC Controller with 99% Duty Cycle	PLL Fixed Frequency 50kHz to 900kHz, $4V \le V_{IN} \le 60V$ , $0.8V \le V_{OUT} \le 24V$ , $I_Q = 50\mu A$	
LT®8620	65V, 2.5A, 96% Efficiency, 2.2MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{IN(MIN)} = 3.4V, V_{IN(MAX)} = 65V, V_{OUT(MIN)} = 0.97V, I_Q = 2.5 \mu A, I_{SD} < 1 \mu A, MSOP-16E 3mm × 5mm QFN-24$	
LTC3863	60V, Low I <sub>Q</sub> Inverting DC/DC Controller	V <sub>IN(MIN)</sub> = 3.5V, V <sub>IN(MAX)</sub> = 60V, V <sub>OUT(MIN)</sub> = -150V, 3mm × 4mm DFN-12, MSOP-12E	
LT8611	42V, 2.5A, 96% Efficiency, 2.2MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q$ = 2.5μA and Input/Output Current Limit/Monitor		
LT8612	42V, 6A, 96% Efficiency, 2.2MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q = 2.5 \mu A$	$V_{IN(MIN)} = 3.4V$ , $V_{IN(MAX)} = 42V$ , $V_{OUT(MIN)} = 0.97V$ , $I_Q = 3.0\mu A$ , $I_{SD} < 1\mu A$ , $3mm \times 6mm$ QFN-28	
LT8614	42V, 4A, 96% Efficiency, 2.2MHz Synchronous Micropower Step-Down DC/DC Converter with $I_Q = 2.5 \mu A$	$V_{IN(MIN)} = 3.4V$ , $V_{IN(MAX)} = 42V$ , $V_{OUT(MIN)} = 0.97V$ , $I_Q = 2.5\mu A$ , $I_{SD} < 1\mu A$ , $3mm \times 4mm$ QFN-18	

7149fa