## features

- High Efficiency: Up to 95\%
- 1.5A/1A Guaranteed Minimum Output Current
- Synchronizable to External Clock
- No Schottky Diodes Required
- Programmable Frequency Operation: 1.5MHz or Adjustable From 0.6MHz to 4MHz
- Low R ${ }_{\text {DS(ON })}$ Internal Switches
- Short-Circuit Protected
- $\mathrm{V}_{\text {In: }}$ : 2.25 V to 5.5 V
- Current Mode Operation for Excellent Line and Load Transient Response
- $125 \mu \mathrm{~A}$ Quiescent Current in Sleep Mode
- Ultralow Shutdown Current: $\mathrm{I}_{\mathrm{Q}}<1 \mu \mathrm{~A}$
- Low Dropout Operation: 100\% Duty Cycle
- Power Good Output
- Phase Pin Selects 2nd Channel Phase Relationship with Respect to 1st Channel
- Internal Soft-Start with Individual Run Pin Control
- Available in Small Thermally Enhanced ( $5 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN and 20-Lead TSSOP Packages


## APPLICATIONS

- GPS/Navigation
- Digital Cameras
- PC Cards
- Wireless and DSL Modems
- General Purpose Point of Load DC/DC


### 1.5A/1A 4MHz Step-Down

 DC/DC Regulator
## DESCRIPTIOn

The LTC ${ }^{\circledast} 3417$ A is adual constant frequency, synchronous step-down DC/DC converter. Intended for medium power applications, it operates from a 2.25 V to 5.5 V input voltage range and has a constant programmable switching frequency, allowing the use of tiny, low cost capacitors and inductors 2 mm or less in height. Each output voltage is adjustable from 0.8 V to 5 V . Internal, synchronous, low $R_{D S(O N)}$ power switches provide high efficiency without the need for external Schottky diodes.
A user selectable mode input allows the user to trade off ripple voltage for light load efficiency. Burst Mode ${ }^{\circledR}$ operation provides high efficiency at light loads, while Pulse Skip mode provides low ripple noise at light loads. A phase mode pin allows the second channel to operate in-phase or $180^{\circ}$ out-of-phase with respect to channel 1. Out-of-phase operation produces lower RMS current on $\mathrm{V}_{\text {IN }}$ and thus a lower RMS derating on the input capacitor.
To further maximize battery life, the P-channel MOSFETs are turned on continuously in dropout ( $100 \%$ duty cycle) and both channels draw a total quiescent current of only $125 \mu \mathrm{~A}$. In shutdown, the device draws $<1 \mu \mathrm{~A}$.
$\boldsymbol{\Sigma}$, LT, LTC, LTM and Burst Mode are registered trademarks and Hot Swap and ThinSOT are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 6580258, 6304066, 6127815, 6498466, 6611131, 6144194.

TYPICAL APPLICATION


OUT2 Efficiency (Burst Mode Operation)


## ABSOLUTG MAXIMUM RATICGS (Note 1)


$\qquad$

## PIn CONFIGURATION

PGOOD Voltage...................................... -0.3 V to 6 V
Operating Ambient Temperature Range
(Note 2) ............................................ $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Junction Temperature (Notes 7, 8) ..................... $125^{\circ} \mathrm{C}$
Storage Temperature Range................. $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$


16-LEAD $(3 \mathrm{~mm} \times 5 \mathrm{~mm})$ PLASTIC DFN
$\mathrm{T}_{\text {JMAX }}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=43^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 17) IS PGND2/GNDD, MUST BE SOLDERED TO PCB

$T_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=38^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 21) IS PGND2/GNDD, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3417AEDHC\#PBF | LTC3417AEDHC\#TRPBF | $3417 A$ | 16 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC3417AEFE\#PBF | LTC3417AEFE\#TRPBF | LTC3417AEFE | $20-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC3417AIFE\#PBF | LTC3417AIFE\#TRPBF | LTC3417AIFE | $20-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECARICPL CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise specified. (Note 2)

ELECTRICAL CHARACTERISTICS The • denotes the speciitications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise specified. (Note 2)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IS | Input DC Supply Current (Note 4) Active Mode | $\begin{aligned} & V_{\text {FB1 }}=V_{\text {FB2 }}=0.75 \mathrm{~V}, V_{\text {SYNC/MODE }}=V_{I N}, \\ & V_{\text {RUN1 }}=V_{\text {RUN2 } 2}=V_{\text {IN }} \end{aligned}$ |  | 400 | 600 | $\mu \mathrm{A}$ |
|  | Half Active Mode ( $\mathrm{V}_{\text {RUN2 }}=0 \mathrm{~V}, 1.5 \mathrm{~A}$ Only) | $\mathrm{V}_{\text {FB1 }}=0.75 \mathrm{~V}, \mathrm{~V}_{\text {SYNC/MODE }}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {RUN } 1}=\mathrm{V}_{\text {IN }}$ |  | 260 | 400 | $\mu \mathrm{A}$ |
|  | Half Active Mode ( $\mathrm{V}_{\text {RUN1 }}=0 \mathrm{~V}, 1 \mathrm{~A}$ Only) | $\mathrm{V}_{\text {FB2 }}=0.75 \mathrm{~V}, \mathrm{~V}_{\text {SYNC/MODE }}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {RUN2 }}=\mathrm{V}_{\text {IN }}$ |  | 260 | 400 | $\mu \mathrm{A}$ |
|  | Both Channels in Sleep Mode | $\begin{aligned} & V_{\text {FB1 }}=V_{\text {FB2 }}=1 V, V_{\text {SYNC/MODE }}=V_{I N}, \\ & V_{\text {RUN1 }}=V_{\text {RUN2 }}=V_{\text {IN }} \end{aligned}$ |  | 125 | 250 | $\mu \mathrm{A}$ |
|  | Shutdown | $\mathrm{V}_{\text {RUN1 }}=\mathrm{V}_{\text {RUN2 }}=0 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $V_{\text {FREQ }}=V_{\text {IN }}$ <br> $V_{\text {FREQ }}: R_{T}=143 \mathrm{k}$ <br> $V_{\text {FREQ: }}$ Resistor (Note 6) | $\begin{aligned} & 1.2 \\ & 0.85 \end{aligned}$ | $\begin{gathered} 1.5 \\ 1 \end{gathered}$ | $\begin{gathered} 1.8 \\ 1.25 \\ 4 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ILIM1 | Peak Switch Current Limit on SW1 (1.5A) |  | 2.1 | 2.5 |  | A |
| ILIM2 | Peak Switch Current Limit on SW2 (1A) |  | 1.4 | 1.7 |  | A |
| $\mathrm{R}_{\text {DS(ON) } 1}$ | SW1 Top Switch On-Resistance (1.5A) SW1 Bottom Switch On-Resistance | $\begin{aligned} & \mathrm{V}_{\text {IN1 }}=3.6 \mathrm{~V}(\text { Note 5) } \\ & \mathrm{V}_{\text {IN1 }}=3.6 \mathrm{~V} \text { (Note 5) } \end{aligned}$ |  | $\begin{aligned} & 0.088 \\ & 0.084 \end{aligned}$ |  | $\Omega$ |
| $\mathrm{R}_{\text {DS(ON)2 }}$ | SW2 Top Switch On-Resistance (1A) <br> SW2 Bottom Switch On-Resistance | $\begin{array}{\|l} \hline V_{\text {IN2 }}=3.6 \mathrm{~V}(\text { Note 5 }) \\ V_{\text {IN2 }}=3.6 \mathrm{~V}(\text { Note 5 }) \\ \hline \end{array}$ |  | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ |  | $\Omega$ |
| ISW1(LKG) | Switch Leakage Current SW1 (1.5A) | $\mathrm{V}_{\text {IN1 }}=6 \mathrm{~V}, \mathrm{~V}_{\text {ITH1 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {RUN } 1}=0 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ISW2(LKG) | Switch Leakage Current SW2 (1A) | $\mathrm{V}_{\text {IN2 }}=6 \mathrm{~V}, \mathrm{~V}_{\text {ITH2 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {RUN2 }}=0 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| VUVLO | Undervoltage Lockout Threshold | $\mathrm{V}_{\text {IN1 }}, \mathrm{V}_{\text {IN2 }}$ Ramping Down <br> $\mathrm{V}_{\text {IN1 }}, \mathrm{V}_{\text {IN2 }}$ Ramping Up | $\begin{gathered} \hline 1.9 \\ 1.95 \end{gathered}$ | $\begin{aligned} & 2.07 \\ & 2.12 \end{aligned}$ | $\begin{gathered} \hline 2.2 \\ 2.25 \end{gathered}$ | V |
| TPGOOD | Threshold for Power Good. Percentage Deviation from V FB $^{\text {Steady State }}$ (Typically 0.8V) | $V_{\text {FB } 1}$ or $V_{\text {FB2 }}$ Ramping Up, $V_{\text {SYNC/MODE }}=0 V$ <br> $V_{F B 1}$ or $V_{F B 2}$ Ramping Down, <br> $V_{\text {SYNC/MODE }}=0 \mathrm{~V}$ |  | $\begin{aligned} & -6 \\ & -6 \end{aligned}$ |  | \% |
| RPGOOD | Power Good Pull-Down On-Resistance |  |  | 160 | 300 | $\Omega$ |
| $\mathrm{V}_{\text {RUN1 }}, \mathrm{V}_{\text {RUN2 }}$ | RUN1, RUN2 Threshold |  | 0.3 | 0.85 | 1.5 | V |
| $V_{\text {PHASE }}$ | PHASE Threshold High-CMOS Levels |  | $\mathrm{V}_{\text {IN }}-0.5$ |  |  | V |
|  | PHASE Threshold Low-CMOS Levels |  |  |  | 0.5 | V |
| $I_{\text {RUN1 }}, I_{\text {RUN2 }}$, $I_{\text {PHASE }}$ ISYNC/MODE | RUN1, RUN2, PHASE and SYNC/MODE Leakage Current | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{~V}_{\text {PVIN }}=3 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| VTL ${ }_{\text {SYNC/MODE }}$ | SYNC/MODE Threshold Voltage Low |  |  |  | 0.5 | V |
| $\mathrm{VTH}_{\text {SYNC/MODE }}$ | SYNC/MODE Threshold Voltage High |  | $\mathrm{V}_{\text {IN }}-0.5$ |  |  | V |
| $\mathrm{VTH}_{\text {FREQ }}$ | FREQ Threshold Voltage High |  | $\mathrm{V}_{\text {IN }}-0.5$ |  |  | V |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3417AE is guaranteed to meet specified performance from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating ambient temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3417AI is guaranteed to meet performance specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range.
Note 3: The LTC3417A is tested in feedback loop which servos $\mathrm{V}_{\text {FB1 }}$ to the midpoint for the error amplifier $\left(\mathrm{V}_{I T H 1}=0.6 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {FB2 }}$ to the midpoint for the error amplifier ( $\mathrm{V}_{\mathrm{ITH} 2}=0.6 \mathrm{~V}$ ).
Note 4: Total supply current is higher due to the internal gate charge being delivered at the switching frequency.

Note 5: Switch on-resistance is guaranteed by design and test correlation on the DHC package and by final test correlation on the FE package.
Note 6: Variable frequency operation with resistor is guaranteed by design but not production tested and is subject to duty cycle limitations.
Note 7: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 8: $T_{J}$ is calculated from the ambient temperature, $T_{A}$, and power dissipation, $\mathrm{P}_{\mathrm{D}}$, according to the following formula:

LTC3417AEDHC: $T_{J}=T_{A}+\left(P_{D} \cdot 43^{\circ} \mathrm{C} / \mathrm{W}\right)$
LTC3417AEFE: $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \bullet 38^{\circ} \mathrm{C} / \mathrm{W}\right)$

## TYPICAL PERFORMANCE CHARACTERISTICS




OUT2 Pulse Skipping Mode Operation

$\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$
ILOAD $=60 \mathrm{~mA}$
REFER TO FIGURE 4

OUT2 Efficiency vs Load Current


OUT1 Forced Continuous
Mode Operation


OUT2 Forced Continuous
Mode Operation


OUT1 Efficiency vs $\mathrm{V}_{\text {IN }}$ (Burst Mode Operation)


## TYPICAL PERFORMANCE CHARACTERISTICS




3417 G16

## Frequency vs $V_{\text {IN }}$



Frequency vs Temperature


## PIn FUNCTIOीS (den/tssop)

RUN1 (Pin 1/Pin 2): Enable for 1.5A Regulator. When at Logic 1, 1.5A regulator is running. When at 0V, 1.5A regulator is off. When both RUN1 and RUN2 are at OV, the part is in shutdown.
$\mathrm{V}_{\mathrm{IN} 1}$ (Pin 2/Pin 3): Supply Pin for P-Channel Switch of 1.5A Regulator.

ITH1 (Pin 3/Pin 4): Error Amplifier Compensation Point for 1.5A Regulator. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is 0 V to 1.5 V .
$V_{\text {FB1 }}$ (Pin 4/Pin 5): Receives the feedback voltage from external resistive divider across the 1.5 A regulator output. Nominal voltage for this pin is 0.8 V .
$V_{\text {FB2 }}$ (Pin 5/Pin 6): Receives the feedback voltage from external resistive divider across the 1 A regulator output. Nominal voltage for this pin is 0.8 V .

ITH2 (Pin 6/Pin 7): Error Amplifier Compensation Point for 1A regulator. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is 0 V to 1.5 V .

RUN2 (Pin 7/Pin 8): Enable for 1A Regulator. When at Logic $1,1 \mathrm{~A}$ regulator is running. When at $0 \mathrm{~V}, 1 \mathrm{~A}$ regulator is off. When both RUN1 and RUN2 are at OV, the part is in shutdown.
$\mathrm{V}_{\text {IN2 }}$ (Pin 8/Pin 9): Supply Pin for P-Channel Switch of 1A Regulator and Supply for Analog Circuitry.
SYNC/MODE (Pin 9/Pin 12): Combination Mode Selection and Oscillator Synchronization Pin. This pincontrols the operation of the device. When the voltage on the SYNC/MODE pin is $>\left(\mathrm{V}_{\mathbb{N}}-0.5 \mathrm{~V}\right)$, Burst Mode operation is selected. When the voltage on the SYNC/MODE pin is $<0.5 \mathrm{~V}$, pulse skipping mode is selected. When the SYNC/MODE pin is held at $V_{I N} / 2$, forced continuous mode is selected. The oscillation frequency can be synchronized to an external
oscillator applied to this pin. When synchronized to an external clock, pulse skip mode is selected.
SW2 (Pin 10/Pin 13): Switch Node Connection to the Inductor for the 1A Regulator. This pin swings from $\mathrm{V}_{\text {IN2 }}$ to PGND2.

PGOOD (Pin 11/Pin 14): Power Good Pin. This common drain-logic output is pulled to GND when the output voltage of either regulator is $-6 \%$ of regulation. If either RUN1 or RUN2 is low (the respective regulator is in sleep mode and therefore the output voltage is low), then PGOOD reflects the regulation of the running regulator.
FREQ (Pin 12/Pin 15): Frequency Set Pin. When FREQ is at $\mathrm{V}_{\text {IN }}$, internal oscillator runs at 1.5 MHz . When a resistor is connected from this pin to ground, the internal oscillator frequency can be varied from 0.6 MHz to 4 MHz .
GNDA (Pin 13/Pin 16): Analog Ground Pin for Internal Analog Circuitry.
PHASE (Pin 14/Pin 17): Selects 1A regulator switching phase with respect to 1.5 A regulator switching. Set to $\mathrm{V}_{\mathrm{IN}}$, the 1.5 A regulator and the 1 A regulator are in phase. When PHASE is at 0 V , the 1.5 A regulator and the 1 A regulator are switching 180 degrees out-of-phase.
SW1 (Pin 15/Pin 18): Switch Node Connection to the Inductor for the 1.5A Regulator. This pin swings from $\mathrm{V}_{1 \mathrm{~N} 1}$ to PGND1.

PGND1 (Pin 16/Pin 19): Ground for SW1 N-Channel Driver.

PGND2, GNDD (Pins 1,10,11,20): TSSOP Package Only. Ground for SW2 N -channel driver and digital ground for circuit.

Exposed Pad (Pin 17/Pin 21): PGND2, GNDD. Ground for SW2 N-channel driver and digital ground for circuit. The Exposed Pad must be soldered to PCB ground.

## fUnCTIONAL DIAGRAM



## operation

The LTC3417A uses a constant frequency, current mode architecture. Both channels share the same clock frequency. The PHASE pin sets whether the channels are running in-phase or out of phase. The operating frequency is determined by connecting the FREQ pin to $\mathrm{V}_{\text {IN }}$ for 1.5 MHz operation or by connecting a resistor from FREQ to ground for a frequency from 0.6 MHz to 4 MHz . To suit a variety of applications, the SYNC/MODE pin allows the user to trade off noise for efficiency.
The output voltages are set by external dividers returned to the $\mathrm{V}_{\mathrm{FB} 1}$ and $\mathrm{V}_{\mathrm{FB} 2}$ pins. An error amplifier compares the divided output voltage with a reference voltage of 0.8 V and adjusts the peakinductor currentaccordingly. Undervoltage comparators will pull the PGOOD output low when either output voltage is $6 \%$ below its targeted value.

## Main Control Loop

For each regulator, during normal operation, the P-channel MOSFET power switch is turned on at the beginning of a clock cycle when the $\mathrm{V}_{\mathrm{FB}}$ voltage is below the reference voltage. The current into the inductor and the load increases until the current limit is reached. The switch turns off and energy stored in the inductor flows through the bottom N-channel MOSFET switch into the load until the next clock cycle.

The peak inductor current is controlled by the voltage on the $I_{T H}$ pin, which is the output of the error amplifier. This amplifier compares the $\mathrm{V}_{\mathrm{FB}}$ pin to the 0.8 V reference. When the load current increases the $\mathrm{V}_{\text {FB }}$ voltage decreases slightly below the reference. This decrease causes the error amplifier to increase the $I_{T H}$ voltage until the average inductor current matches the new load current.

The main control loop is shut down by pulling the RUN pin to ground. A digital soft-start is enabled after shutdown, which will slowly ramp the peak inductor current up over 1024 clock cycles.

## Low Current Operation

Three modes are available to control the operation of the LTC3417A at low currents. Each of the three modes automatically switch from continuous operation to the selected mode when the load current is low.

To optimize efficiency, Burst Mode operation can be selected. When the load is relatively light, the LTC3417A automatically switches into Burst Mode operation in which the PMOS switches operate intermittently based on load demand. By running cycles periodically, the switching losses, which are dominated by the gate charge losses of the power MOSFETs, are minimized. The main control loop is interrupted when the output voltage reaches the desired regulated value. The hysteresis voltage comparator trips when $I_{T H}$ is below 0.24 V , shutting off the switch and reducing the power. The output capacitor and the inductor supply the power to the load until $I_{T H}$ exceeds 0.31 V , turning on the switch and the main control loop which starts another cycle.
For lower output voltage ripple at low currents, pulse skipping mode can be used. In this mode, the LTC3417A continues to switch at constant frequency down to very low currents, where it will begin skipping pulses used to control the power MOSFETs.

Finally, in forced continuous mode, the inductor current is constantly cycled creating a fixed output voltage ripple at all output current levels. This feature is desirable in telecommunications since the noise is a constant frequency and is thus easy to filter out. Another advantage of this mode is that the regulator is capable of both sourcing current into a load and sinking some current from the output.
The mode selection for the LTC3417A is set using the SYNC/MODE pin. The SYNC/MODE pin sets the mode for both the1A and the 1.5A step-down DC/DC converters.

## Dropout Operation

When the input supply voltage decreases toward the output voltage, the duty cycle increases to $100 \%$. In this dropout condition, the PMOS switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drops across the internal P-channel MOSFET and inductor.

## Low Supply Operation

The LTC3417A incorporates an undervoltage lockout circuit which shuts down the part when the input voltage drops below about 2.07 V to prevent unstable operation.
.

## APPLICATIONS INFORMATION

A general LTC3417A application circuit is shown in Figure 4. External component selection is driven by the load requirement, and begins with the selection of the inductors L1 and L2. Once L1 and L2 are chosen, $\mathrm{C}_{\mathrm{I}}$, Cout1 and Cout2 can be selected.

## Operating Frequency

Selection of the operating frequency is a tradeoff between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge losses but requires larger inductance values and/or capacitance to maintain low output ripple voltage.

The operating frequency, $\mathrm{f}_{0}$, of the LTC3417A is determined by pulling the FREQ pin to $\mathrm{V}_{\text {IN }}$ for 1.5 MHz operation or by connecting an external resistor from FREQ to ground. The value of the resistor sets the ramp current that is used to charge and discharge an internal timing capacitor within the oscillator and can be calculated by using the following equation:

$$
\mathrm{R}_{\mathrm{T}} \approx \frac{1.61 \cdot 10^{11}}{\mathrm{f}_{0}}(\Omega)-16.586 \mathrm{k} \Omega
$$

for $0.6 \mathrm{MHz} \leq \mathrm{f}_{0} \leq 4 \mathrm{MHz}$. Alternatively, use Figure 1 to select the value for $\mathrm{R}_{\mathrm{T}}$.


Figure 1. Frequency vs $\mathbf{R}_{\mathbf{T}}$

The maximum operating frequency is also constrained by the minimum on-time and duty cycle. This can be calculated as:

$$
f_{0(\text { MAX })} \approx 6.67\left(\frac{V_{\text {OUT }}}{V_{\operatorname{IN}(\mathrm{MAX})}}\right)(\mathrm{MHz})
$$

The minimum frequency is limited by leakage and noise coupling due to the large resistance of $\mathrm{R}_{\mathrm{T}}$.

## Inductor Selection

Although the inductor does not influence the operating frequency, the inductor value has a direct effect on ripple current. The inductor ripple current, $\Delta \mathrm{I}_{\mathrm{L}}$, decreases with higher inductance and increases with higher $\mathrm{V}_{\text {IN }}$ or Vout.

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{f}_{0} \cdot \mathrm{~L}}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)
$$

Accepting larger values of $\Delta I_{L}$ allows the use of low inductances, but results in higher output voltage ripple, greater core losses and lower output current capability.
A reasonable starting point for setting ripple current is $\Delta \mathrm{I}_{\mathrm{L}}=0.35 \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}$, where $\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}$ is the maximum current output. The largest ripple, $\Delta \mathrm{I}_{\mathrm{L}}$, occurs at the maximum input voltage. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$
L=\frac{V_{\text {OUT }}}{f_{0} \cdot \Delta I_{L}}\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN(MAX) }}}\right)
$$

The inductor value will also have an effect on Burst Mode operation. The transition from low current operation begins when the peak inductor current falls below a level set by the burst clamp. Lower inductor values result in higher ripple current which causes this to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductor values will cause the burst frequency to increase.

## APPLICATIONS InFORMATION

Inductor Core Selection
Different core materials and shapes will change the size/ current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements of any radiated field/EMI requirements than on what the LTC3417A requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3417A applications.

## Input Capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) Selection

In continuous mode, the input current of the converter can be approximated by the sum of two square waves with duty cycles of approximately $\mathrm{V}_{\text {OUT1 }} / \mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT2 }} / \mathrm{V}_{\text {IN }}$. To prevent large voltage transients, a low equivalent series resistance (ESR) input capacitor sized for the maximum

RMS current must be used. Some capacitors have a de-rating spec for maximum RMS current. If the capacitor being used has this requirement, it is necessary to calculate the maximum RMS current. The RMS current calculation is different if the part is used in "in phase" or "out of phase".
For "in phase", there are two different equations:
$V_{\text {OUT1 }}>V_{\text {OUT2 }}$ :
$I_{R M S}=\sqrt{2 \cdot I_{1} \bullet I_{2} \cdot D 2(1-D 1)+I_{2}^{2}\left(D 2-D 2^{2}\right)+I_{1}^{2}\left(D 1-D 1^{2}\right)}$
$V_{\text {OUT2 }}>V_{\text {OUT1 }}:$
$I_{\text {RMS }}=\sqrt{2 \cdot I_{1} \cdot I_{2} \cdot D 1(1-D 2)+I_{2}^{2}\left(D 2-D 2^{2}\right)+I_{1}^{2}\left(D 1-D 1^{2}\right)}$
where:

$$
D 1=\frac{V_{\text {OUT1 }}}{V_{\text {IN }}} \text { and } D 2=\frac{V_{\text {OUT2 }}}{V_{\text {IN }}}
$$

Table 1

| MANUFACTURER | PART NUMBER | VALUE ( $\mu \mathrm{H}$ ) | MAX DC CURRENT (A) | DCR | DIMENSIONS L $\times$ W $\times$ H (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L1 on OUT1 |  |  |  |  |  |
| Toko | $\begin{aligned} & \text { A920CY-1R5M-D62CB } \\ & \text { A918CY-1R5M-D62LCB } \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.018 \end{aligned}$ | $\begin{aligned} & 6 \times 6 \times 2.5 \\ & 6 \times 6 \times 2 \end{aligned}$ |
| Coilcraft | D01608C-152ML | 1.5 | 2.6 | 0.06 | $6.6 \times 4.5 \times 2.9$ |
| Sumida | CDRH4D22/HP 1R5 | 1.5 | 3.9 | 0.031 | $5 \times 5 \times 2.4$ |
| Midcom | DUP-1813-1R4R | 1.4 | 5.5 | 0.033 | $4.3 \times 4.8 \times 3.5$ |
| L2 on OUT2 |  |  |  |  |  |
| Toko | A915AY-2R0M-D53LC | 2.0 | 3.9 | 0.027 | $5 \times 5 \times 3$ |
| Coilcraft | D01608C-222ML | 2.2 | 2.3 | 0.07 | $6.6 \times 4.5 \times 2.9$ |
| Sumida | CDRH3D16/HP 2R2 CDRH2D18/HP 2R2 | $\begin{aligned} & 2.2 \\ & 2.2 \end{aligned}$ | $\begin{gathered} 1.75 \\ 1.6 \end{gathered}$ | $\begin{aligned} & 0.047 \\ & 0.035 \end{aligned}$ | $\begin{array}{\|l} 4 \times 4 \times 1.8 \\ 3.2 \times 3.2 \times 2 \end{array}$ |
| Midcom | DUP-1813-2R2R | 2.2 | 3.9 | 0.047 | $4.3 \times 4.8 \times 3.5$ |

## APPLICATIONS INFORMATION

When $\mathrm{D} 1=\mathrm{D} 2$ then the equation simplifies to:

$$
I_{\mathrm{RMS}}=\left(l_{1}+l_{2}\right) \sqrt{D(1-D)}
$$

or

$$
I_{\text {RMS }}=\left(I_{1}+I_{2}\right) \frac{\sqrt{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}}{V_{\text {IN }}}
$$

where the maximum average output currents $I_{1}$ and $I_{2}$ equal the respective peak currents minus half the peak-to-peak ripple currents:

$$
\begin{aligned}
& \mathrm{I}_{1}=\mathrm{I}_{\mathrm{LIM} 1}-\frac{\Delta \mathrm{I}_{\mathrm{L} 1}}{2} \\
& \mathrm{I}_{2}=\mathrm{I}_{\mathrm{LIM} 2}-\frac{\Delta \mathrm{I}_{\mathrm{L} 2}}{2}
\end{aligned}
$$

These formula have a maximum at $\mathrm{V}_{I N}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=\left(I_{1}+I_{2}\right) / 2$. This simple worst case is commonly used to determine the highest $I_{\text {RMS }}$.
For "out of phase" operation, the ripple current can be lower than the "in phase" current.
In the "out of phase" case, the maximum I IRMS does not occur when $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}$. The maximum typically occurs when $\mathrm{V}_{\text {OUT1 }}-\mathrm{V}_{\text {IN }} / 2=\mathrm{V}_{\text {OUT2 }}$ or when $\mathrm{V}_{\text {OUT2 }}-\mathrm{V}_{\text {IN }} / 2$ $=V_{\text {OUT1 }}$. As a good rule of thumb, the amount of worst case ripple is about $75 \%$ of the worst case ripple in the "in phase" mode. Also note that when $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=$ $V_{I N} / 2$ and $I_{1}=I_{2}$, the ripple is zero.

Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours lifetime. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. An additional $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ceramic capacitor is also recommended on $V_{\text {IN }}$ for high frequency decoupling, when not using an all ceramic capacitor solution.

## Output Capacitor ( $\mathrm{C}_{\text {OUT1 }}$ and $\mathrm{C}_{\text {OUT2 }}$ ) Selection

The selection of $\mathrm{C}_{\text {OUT1 } 1}$ and $\mathrm{C}_{\text {OUT2 }}$ is driven by the required ESR to minimize voltage ripple and load step transients. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple ( $\Delta \mathrm{V}_{\text {OUT }}$ ) is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \approx \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}_{\text {COUT }}+\frac{1}{8 \bullet \mathrm{f}_{0} \bullet \mathrm{C}_{\text {OUT }}}\right)
$$

where $\mathrm{f}_{0}=$ operating frequency, $\mathrm{C}_{\text {OUT }}=$ output capacitance and $\left.\Delta\right|_{L}=$ ripple current in the inductor. The output ripple is highest at maximum input voltage, since $\Delta_{L}$ increases with input voltage. With $\Delta I_{L}=0.35 I_{\text {LOAD (MAX) }}$, the output ripple will be less than 100 mV at maximum $\mathrm{V}_{\text {IN }}$ and $f_{0}=$ 1 MHz with:

$$
\mathrm{ESR}_{\text {COUT }}<150 \mathrm{~m} \Omega
$$

Once the ESR requirements for $\mathrm{C}_{\text {OUT }}$ have been met, the RMS current rating generally far exceeds the $I_{\text {RIPPLE }}(\mathbf{P}-\mathrm{P})$ requirement, except for an all ceramic solution.
In surface mount applications, multiple capacitors may have to be paralleled to meet the capacitance, ESR or RMS current handling requirement of the application. Aluminum electrolytic, special polymer, ceramic and dry tantalum capacitors are all available in surface mount packages. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest ESR(size) product of any aluminum electrolytic at a somewhat higher price. Special polymer capacitors, such as Sanyo POSCAP, offer very low ESR, but have a lower capacitance density than other types. Tantalum capacitors have the highest capacitance density, but it has a larger ESR and it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface tantalums, available in case heights ranging from 2 mm to 4 mm . Aluminum electrolytic capacitors have a significantly larger ESR, and are often used in extremely cost-sensitive applications provided that consideration

## APPLICATIONS InFORMATION

is given to ripple current ratings and long term reliability. Ceramic capacitors have the lowest ESR and cost but also have the lowest capacitance density, high voltage and temperature coefficient and exhibit audible piezoelectric effects. In addition, the high Q of ceramic capacitors along with trace inductance can lead to significant ringing. Other capacitor types include the Panasonic specialty polymer (SP) capacitors.

In most cases, $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ of ceramic capacitors should also be placed close to the LTC3417A in parallel with the main capacitors for high frequency decoupling.

## Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Because the LTC3417 control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size. When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Great care must be taken when using only ceramic input and output capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the $\mathrm{V}_{\text {IN }}$ pin. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, the ringing at the input can be large enough to damage the part.

Since the ESR of a ceramic capacitor is so low, the input and output capacitor must fulfill a charge storage requirement. During a load step, the output capacitor must instantaneously supply the current to support the load until the feedback loop raises the switch current enough to support the load. The time required for the feedback loop to respond is dependent on the compensation components and the output capacitor size. Typically, 3 to 4 cycles are required to respond to a load step, but only in
the first cycle does the output drop linearly. The output droop, $\mathrm{V}_{\text {DROOP }}$, is usually about 2 to 3 times the linear droop of the first cycle. Thus, a good place to start is with the output capacitor size of approximately:

$$
\mathrm{C}_{\text {OUT }} \approx 2.5 \frac{\Delta \mathrm{l}_{\text {OUT }}}{\mathrm{f}_{0} \cdot \mathrm{~V}_{\text {DROOP }}}
$$

More capacitance may be required depending on the duty cycle and load step requirements.

In mostapplications, the inputcapacitor is merely required to supply high frequency bypassing, since the impedance to the supply is very low. A $10 \mu \mathrm{~F}$ ceramic capacitor is usually enough for these conditions.

## Setting the Output Voltage

The LTC3417A develops a 0.8 V reference voltage between the feedback pins, $\mathrm{V}_{\mathrm{FB} 1}$ and $\mathrm{V}_{\text {FB2 }}$, and the signal ground as shown in Figure 4. The output voltages are set by two resistive dividers according to the following formulas:

$$
\begin{aligned}
& V_{\text {OUT1 } 1} \approx 0.8 \mathrm{~V}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \\
& \mathrm{V}_{\text {OUT2 }} \approx 0.8 \mathrm{~V}\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 4}\right)
\end{aligned}
$$

Keeping the current small $(<5 \mu A)$ in these resistors maximizes efficiency, but making the current too small may allow stray capacitance to cause noise problems and reduce the phase margin of the error amp loop.

To improve the frequency response, a feed-forward capacitor, $C_{F}$, may also be used. Great care should be taken to route the $\mathrm{V}_{\mathrm{FB}}$ node away from noise sources, such as the inductor or the SW line.

## Soft-Start

Soft-start reduces surge currents from $V_{\text {IN }}$ by gradually increasing the peak inductor current. Power supply sequencing can also be accomplished by controlling the ITH pin. The LTC3417A has an internal digital soft-start for each regulator output, which steps up a clamp on

## APPLICATIONS INFORMATION



Figure 2. Digital Soft-Start OUT1
$I_{\text {TH }}$ over 1024 clock cycles, as can be seen in Figures 2 and 3. As the voltage on $I_{T H}$ ramps through its operating range, the internal peak current limit is also ramped at a proportional linear rate.

## Mode Selection

The SYNC/MODE pin is a multipurpose pin which provides mode selection and frequency synchronization. Connecting this pin to $\mathrm{V}_{\text {IN }}$ enables Burst Mode operation for both regulators, which provides the best low current efficiency at the cost of a higher output voltage ripple. When SYNC/ MODE is connected to ground, pulse skipping operation is selected for both regulators, which provides the lowest output voltage and current ripple at the cost of low current efficiency. Applying a voltage that is more than 1 V from either supply results in forced continuous mode for both regulators, which creates a fixed output ripple and allows the sinking of some current (about $1 / 2 \Delta I_{\mathrm{L}}$ ). Since the switching noise is constant in this mode, it is also the easiest to filter out. In many cases, the output voltage can be simply connected to the SYNC/MODE pin, selecting the forced continuous mode except at start-up. The LTC3417A can also be synchronized to an external clock signal by the SYNC/MODE pin. The internal oscillator frequency should be set to $20 \%$ lower than the external clock frequency to ensure adequate slope compensation, since slope compensation is derived from the internal oscillator. During synchronization, the mode is set to pulse skipping

Figure 3. Digital Soft-Start OUT2

and the top switch turn-on is synchronized to the rising edge of the external clock.
When using an external clock, with the PHASE pin low, the switching of the two channels occur at the edges of the external clock. A $50 \%$ duty cycle will therefore produce $180^{\circ}$ out-of-phase operation.

## Checking Transient Response

The $I_{T H}$ pin compensation allows the transient response to be optimized for a wide range of loads and output capacitors. The availability of the $\mathrm{I}_{\text {TH }}$ pin not only allows optimization of the control loop behavior, but also provides a DC coupled and AC filtered closed-loop response test point. The DC step, rise time, and settling at this test point truly reflects the closed-loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated using the percentage of overshoot seen at this pin or by examining the rise time at this pin.
The $I_{\text {TH }}$ external components shown in the Figure 4 circuit will provide an adequate starting point for most applications. The series RC filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been

## APPLICATIONS InFORMATION

determined. The output capacitors need to be selected because of various types and values determine the loop feedback factor gain and phase. An output current pulse of $20 \%$ to $100 \%$ of full load current having a rise time of $1 \mu \mathrm{~s}$ to $10 \mu \mathrm{~s}$ will produce output voltage and $I_{T H}$ pin waveforms that will give a sense of overall loop stability without breaking the feedback loop.

Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to $\Delta_{\text {LOAD }} \bullet$ ESR COUT, , where $E_{S R}$ COUT is the effective series resistance of $\mathrm{C}_{\text {OUT }}$. $\Delta l_{\text {LOAD }}$ also begins to charge or discharge Cout generating a feedback error signal used by the regulator to return $V_{\text {Out }}$ to its steady-state value. During this recovery time, $V_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem.

The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second order overshoot/DC ratio cannot be used to determine phase margin. The gain of the loop increases with $\mathrm{R}_{\text {ITH }}$ and the bandwidth of the loop increases with decreasing $\mathrm{C}_{\mathrm{ITH}}$. If $\mathrm{R}_{I T H}$ is increased by the same factor that $\mathrm{C}_{I T H}$ is decreased, the zero frequency will be kept the same, thereby keeping the phase the same in the most critical frequency range of the feedback loop. In addition, feedforward capacitors, C1 and C2, can be added to improve the high frequency response, as shown in Figure 4. Capacitor C1 provides phase lead by creating a high frequency zero with R1 which improves the phase margin for the 1.5A SW1 channel. Capacitor C2 provides phase lead by creating a high frequency zero with R3 which improves the phase margin for the 1A SW2 channel.

The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Linear Technology Application Note 76.

Although a buck regulator is capable of providing the full output current in dropout, it should be noted that as the
input voltage $\mathrm{V}_{\text {IN }}$ drops toward $\mathrm{V}_{\text {OUT, }}$, the load step capability does decrease due to the decreasing voltage across the inductor. Applications that require large load step capability near dropout should use a different topology such as SEPIC, Zeta, or single inductor, positive buck boost.

In some applications, a more severe transient can be caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) input capacitors. The discharged input capacitors are effectively put in paralIel with Cout, causing a rapid drop in $\mathrm{V}_{\text {Out }}$. No regulator can deliver enough current to prevent this problem, if the switch connecting the load has low resistance and is driven quickly. The solution is to limit the turn-on speed of the load switch driver. A Hot Swap ${ }^{\text {TM }}$ controller is designed specifically for this purpose and usually incorporates current limiting, short-circuit protection, and soft-starting.

## Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

$$
\% \text { Efficiency }=100 \%-(P 1+P 2+P 3+\ldots)
$$

where P1, P2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources account for most of the losses in LTC3417A circuits: 1) LTC3417A Is current, 2) switching losses, 3) $I^{2}$ R losses, 4) other losses.

1) The I $I_{S}$ current is the DC supply current given in the electrical characteristics which excludes MOSFET driver and control currents. Is current results in a small (<0.1\%) loss that increases with $\mathrm{V}_{\mathrm{IN}}$, even at no load.
2) The switching current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from

## APPLICATIONS INFORMATION

low to high to low again, a packet of charge moves from $V_{\text {IN }}$ to ground. The resulting charge over the switching period is a current out of $\mathrm{V}_{\text {IN }}$ that is typically much larger than the DC bias current. The gate charge losses are proportional to $\mathrm{V}_{\text {IN }}$ and thus their effects will be more pronounced at higher supply voltages.
3) $I^{2} R$ losses are calculated from the $D C$ resistances of the internal switches, RSW, and the external inductor, RL. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the internal top and bottom switches. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and the duty cycle (DC) as follows:

$$
\mathrm{R}_{\mathrm{SW}}=\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{TOP}\right)(\mathrm{DC})+\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{BOT}\right)(1-\mathrm{DC})
$$

The $R_{D S(O N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain I ${ }^{2}$ R losses:
$I^{2}$ R losses $=I_{O U T}{ }^{2}\left(R_{S W}+R_{L}\right)$
where $R_{L}$ is the resistance of the inductor.
4) Other "hidden" Iosses such as copper trace and internal battery resistances can account for additional efficiency degradations in portable systems. It is very important to include these "system" level losses in the design of a system. The internal battery and fuse resistance losses can be minimized by making sure that $\mathrm{C}_{\text {IN }}$ has adequate charge storage and very low $E^{2} R_{\text {COUT }}$ at the switching frequency. Other losses including diode conduction losses during dead-time and inductor core Iosses generally account for less than 2\% total additional loss.

## Thermal Considerations

The LTC3417A requires the package Exposed Pad (PGND2/GNDD pin) to be well soldered to the PC board. This gives the DFN and TSSOP packages exceptional thermal properties, compared to similar packages of this size, making it difficult in normal operation to exceed the maximum junction temperature of the part. In a majority
of applications, the LTC3417A does not dissipate much heat due to its high efficiency. However, in applications where the LTC3417A is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both switches in both regulators will be turned off and the SW nodes will become high impedance.
To prevent the LTC3417A from exceeding its maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
T_{\text {RISE }}=P_{D} \bullet \theta_{J A}
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{J A}$ is the thermal resistance from the junction of the die to the ambient temperature.
The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{\text {RISE }}+T_{\text {AMBIENT }}
$$

As an example, consider the case when the LTC3417A is in dropout in both regulators at an input voltage of 3.3 V with load currents of 1.5 A and 1A. From the Typical Performance Characteristics graph of Switch Resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ resistance of the 1.5 A P -channel switch is $0.09 \Omega$ and the $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$ of the 1 A P -channel switch is $0.163 \Omega$. The power dissipated by the part is:

$$
\begin{aligned}
& \mathrm{PD}=\mathrm{I}_{1}{ }^{2} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) 1}+\mathrm{I}_{2}^{2} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) 2} \\
& \mathrm{PD}=1.5^{2} \cdot 0.09+1^{2} \cdot 0.163 \\
& \mathrm{PD}=366 \mathrm{~mW}
\end{aligned}
$$

The DFN package junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, is about $43^{\circ} \mathrm{C} / \mathrm{W}$. Therefore, the junction temperature of the regulator operating in a $70^{\circ} \mathrm{C}$ ambient temperature is approximately:

$$
\begin{aligned}
& T_{J}=0.366 \bullet 43+70 \\
& T_{J}=85.7^{\circ} \mathrm{C}
\end{aligned}
$$

## APPLICATIONS INFORMATION

Remembering that the above junction temperature is obtained from an $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ at $25^{\circ} \mathrm{C}$, we might recalculate the junction temperature based on a higher $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ since it increases with temperature. However, we can safely assume that the actual junction temperature will not exceed the absolute maximum junction temperature of $125^{\circ} \mathrm{C}$.

## Design Example

As a design example, consider using the LTC3417A in a portable application with a Li-Ion battery. The battery provides a $\mathrm{V}_{\text {IN }}$ from 2.8V to 4.2 V . One load requires 1.8 V at 1.5 A in active mode, and 1 mA in standby mode. The other load requires 2.5 V at 1 A in active mode, and $500 \mu \mathrm{~A}$ in standby mode. Since both loads still need power in standby, Burst Mode operation is selected for good low load efficiency (SYNC/MODE = $\mathrm{V}_{\text {IN }}$ ).
First, determine what frequency should be used. Higher frequency results in a lower inductor value for a given $\Delta \mathrm{L}_{\mathrm{L}}$ ( $\Delta l_{\mathrm{L}}$ is estimated as $\left.0.35 \mathrm{I}_{\mathrm{LOAD}(\text { MAX })}\right)$. Reasonable values for wire wound surface mount inductors are usually in the range of $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$.

| CONVERTER OUTPUT | $\mathbf{I}_{\text {LOAD(MAX) }}$ | $\Delta \mathbf{I}_{\mathbf{L}}$ |
| :---: | :---: | :---: |
| SW1 | 1.5 A | 525 mA |
| SW2 | 1 A | 350 mA |

Using the 1.5 MHz frequency setting ( $\mathrm{FREQ}=\mathrm{V}_{\mathrm{IN}}$ ) , we get the following equations for L1 and L2:

$$
\mathrm{L} 1=\frac{1.8 \mathrm{~V}}{1.5 \mathrm{MHz} \cdot 525 \mathrm{~mA}}\left(1-\frac{1.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=1.3 \mu \mathrm{H}
$$

Use $1.5 \mu \mathrm{H}$.

$$
\mathrm{L} 2=\frac{2.5 \mathrm{~V}}{1.5 \mathrm{MHz} \cdot 350 \mathrm{~mA}}\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=1.9 \mu \mathrm{H}
$$

Use $2.2 \mu \mathrm{H}$.
$C_{\text {Out }}$ selection is based on load step droop instead of ESR requirements. For a $2.5 \%$ output droop:

$$
\begin{aligned}
& \mathrm{C}_{\text {OUT1 } 1}=2.5 \cdot \frac{1.5 \mathrm{~A}}{1.5 \mathrm{MHz}(5 \% \cdot 1.8 \mathrm{~V})}=28 \mu \mathrm{~F} \\
& \mathrm{C}_{\text {OUT } 2}=2.5 \cdot \frac{1 \mathrm{~A}}{1.5 \mathrm{MHz}(5 \% \cdot 2.5 \mathrm{~V})}=13 \mu \mathrm{~F}
\end{aligned}
$$

The closest standard values are $47 \mu \mathrm{~F}$ and $22 \mu \mathrm{~F}$.
The output voltages can now be programmed by choosing the values of R1, R2, R3, and R4. To maintain high efficiency, the current in these resistors should be kept small. Choosing $2 \mu \mathrm{~A}$ withthe 0.8 V feedback voltages makes R2 and R4 equal to 400k. A close standard $1 \%$ resistor is 412k. This then makes R1 = 515k. A close standard 1\% is 511k. Similarily, with R4 at $412 k$, R3 is equal to $875 k$. A close $1 \%$ resistor is 866 k .

The compensation should be optimized for these components by examining the load step response, but a good place to start for the LTC3417A is with a $5.9 \mathrm{k} \Omega$ and 2200 pF filter on $\mathrm{I}_{\text {TH } 1}$ and 2.87 k and 6800 pF on $\mathrm{I}_{\text {TH2 }}$. The output capacitor may need to be increased depending on the actual undershoot during a load step.

The PGOOD pin is a common drain output and requires a pull-up resistor. A 100k resistor is used for adequate speed. Figure 4 shows a complete schematic for this design.

## APPLICATIONS INFORMATION



## OUT1 Efficiency vs Load Current



3417 F04a

Figure 4.1 .8 V at $1.5 \mathrm{~A} / 2.5 \mathrm{~V}$ at 1 A Step-Down Regulators

## APPLICATIONS INFORMATION

## Board Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3417A. These items are also illustrated graphically in the layout diagram of Figure 5. Check the following in your layout.

1. Does the capacitor $\mathrm{C}_{\text {IN }}$ connect to the power $\mathrm{V}_{\text {IN1 }}$ (Pin 2), $\mathrm{V}_{\text {IN2 }}$ (Pin 8), and PGND2/GNDD (Pin 17) as close as possible (DFN package)? It may be necessary to split $\mathrm{C}_{\text {IN }}$ into two capacitors. This capacitor provides the AC current to the internal power MOSFETs and their drivers.
2. Are the Cout1 , L1 and $\mathrm{C}_{\text {OUT2 }}$, L2 closely connected? The $(-)$ plate of $\mathrm{C}_{0 \text { UT1 }}$ returns current to PGND1, and the $(-)$ plate of $\mathrm{C}_{\text {OUT2 }}$ returns current to the PGND2/GNDD and the (-) plate of $\mathrm{C}_{\mathrm{IN}}$.
3. The resistor divider, R1 and R2, must be connected between the $(+)$ plate of $\mathrm{C}_{0 U T 1}$ and a ground line terminated near GNDA. The resistor divider, R3 and R4,
must be connected between the (+) plate of $\mathrm{C}_{\text {OUT2 }}$ and a ground line terminated near GNDA. The feedback signals $V_{F B 1}$ and $V_{F B 2}$ should be routed away from noise components and traces, such as the SW lines, and its trace should be minimized.
4. Keep sensitive components away from the SW pins. The input capacitor $\mathrm{C}_{\mathbb{N}^{1}}$, the compensation capacitors $\mathrm{C}_{\mathrm{C} 1}, \mathrm{C}_{\mathrm{C} 2}, \mathrm{C}_{\text {ITH1 }}$ and $\mathrm{C}_{\mathrm{ITH} 2}$ and all resistors R1, R2, R3, $R 4, R_{I T H 1}$ and $R_{I T H 2}$ should be routed away from the SW traces and the inductors L1 and L2.
5. A ground plane is preferred, but if not available, keep the signal and power grounds segregated with small signal components returning to the GNDA pin at one point which is then connected to the PGND2/GNDD pin.
6. Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to one of the input supplies.


Figure 5. Layout Guideline

DHC Package
16-Lead Plastic DFN ( $5 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1706)

recommended solder pad pitch and dimensions


19

## FE Package

20-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG \# 05-08-1663 Rev I)

## Exposed Pad Variation CA



## REVISION HISTORY (Revision history begins at Rev $c$ )

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| C | $3 / 11$ | Changed $100 \mu \mathrm{~A}$ to $125 \mu \mathrm{~A}$ in the last paragraph of the Description section. | 1 |

beLATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3404 | 600 mA (Iout), 1.4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.7 V to $6 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MII })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS8 Package |
| LTC3405/LTC3405A | 300 mA (I $\mathrm{l}_{\text {out }}$ ), 1.5 MHz , Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOTTM Package |
| LTC3406/LTC3406B | 600 mA (Iout), 1.5 MHz , Synchronous Step-Down DC/DC Converters | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3407 | Dual 600 mA (lout), 1.5 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MSE/DFN Packages |
| LTC3407-2 | Dual 800 mA (Iout), 2.25MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MSE/DFN Packages |
| LTC3409 | 600 mA (lout), Low $\mathrm{V}_{\text {IN }}$ ( 1.6 V to 5.5 V ), Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 1.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=65 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Packages |
| LTC3410/LTC3410B | 300 mA (lout), 2.25MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, SC70 Packages |
| LTC3411 | 1.25A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS Package |
| LTC3412 | 2.5A (I ${ }_{\text {OUt }}$ ), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP16E Package |
| LTC3413 | 3A (I Iout Sink/Source), 2MHz, Monolithic Synchronous Regulator for DDR/QDR Memory Termination | $90 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.25 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=\mathrm{V}_{\text {REF }} / 2, \mathrm{I}_{\mathrm{Q}}=280 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP16E Package |
| LTC3414 | 4A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }} 2.25 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUt(MIIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=64 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP20E Package |
| LTC3416 | 4A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter with Tracking | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.25 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=64 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP20E Package |
| LTC3417 | Dual 1.4A/800mA (Iout) 4MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.25 \mathrm{~V}$ to 5 V , $\mathrm{V}_{\text {OUT(MIIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=125 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN, TSSOP20E Packages |
| LTC3418 | 8A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.25 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=380 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, QFN Package |
| LTC3440 | 600 mA (I Iout), 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$, $I_{S D}<1 \mu A, M S / D F N$ Packages |
| LTC3441 | $600 \mathrm{~mA}\left(I_{\text {out }}\right)$, 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |
| LTC3443 | 1.2 A (Iout), 600 kHz , Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.4 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=28 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS Package |
| LTC3448 | 1.5MHz/2.25MHz, 600mA Synchronous Step-Down DC/DC Converter with LDO Mode | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=32 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{DFN} / \mathrm{MS} 8 \mathrm{E}$ |
| LTC3548 | Dual 800 mA and 400 mA (IOUT), 2.25 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MSE/DFN Packages |

