# High Performance 12-Bit, 6-Channel Output, Decimating LCD DecDriver 

## Data Sheet

## PRODUCT FEATURES

High accuracy, high resolution voltage outputs
12-bit input resolution
Laser trimmed outputs
Fast settling, high voltage drive 33 ns settling time to $0.25 \%$ into 200 pF load Slew rate $390 \mathrm{~V} / \mu \mathrm{s}$
Outputs to within 1.3 V of supply
High update rates
Fast, $120 \mathrm{Ms} / \mathrm{s}$ data update rate
Voltage controlled video reference (brightness) and full-scale (contrast) output levels
Flexible logic
STSQ/XFR allow parallel AD8382 operation
INV bit reverses polarity of video signal
Output overload protection
Low static power dissipation: $\mathbf{7 4 3} \mathbf{~ m W}$ Includes STBY function
3.3 V logic, 9 V to 18 V analog supplies

Available in 48 -lead $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ LFCSP

FUNCTIONAL BLOCK DIAGRAM


Figure 1. Functional Block Diagram

## APPLICATIONS

## LCD analog column driver

## PRODUCT DESCRIPTION

The AD8382 DecDriver ${ }^{\bullet}$ provides a fast, 12 -bit latched decimating digital input that drives six high voltage outputs.12-bit input words are sequentially loaded into six separate, high speed, bipolar DACs. A flexible digital input format allows several AD8382s to be used in parallel for higher resolution displays.

STSQ synchronizes sequential input loading, XFR controls synchronous output updating, and $\mathrm{R} / \mathrm{L}$ controls the direction of loading as either left-to-right or right-to-left. Six channels of high voltage output drivers drive to within 1.3 V of the rail. The output signal can be adjusted for dc reference, signal inversion, and contrast for maximum flexibility.
The AD8382 is fabricated on Analog Devices' XFHV, fast bipolar 26 V process, providing fast input logic bipolar DACs with trimmed accuracy and fast settling, high voltage, precision drive amplifiers on the same chip. The AD8382 dissipates 743 mW nominal static power. The STBY pin reduces power to a minimum, with fast recovery.

## TABLE OF CONTENTS

Product Features........................................................................ 1
Applications. .. 1
Product Description .................................................................. 1
Functional Block Diagram.......................................................... 1
Revision History........................................................................ 2
Specifications............................................................................ 3
Absolute Maximum Ratings ...................................................... 5
Overload Protection............................................................... 5
Exposed Paddle...................................................................... 5
Maximum Power Dissipation................................................. 5
Operating Temperature Range............................................... 5
ESD Caution........................................................................... 5
Timing Characteristics .............................................................. 6
Pin Configuration and Functional Descriptions........................ 7
Typical Performance Characteristics ......................................... 8
Functional Description............................................................ 13
Start Sequence Control—Input Data Loading...................... 13
Even/Odd Control—Input Data Loading............................. 13

## REVISION HISTORY

5/15—Rev. A to Rev. B
Updated Outline Dimensions................................................... 21
Changes to Ordering Guide..................................................... 21
3/15-Rev. 0 to Rev. A
Updated Layout Universal
Changes to Figure 6 and Table 4................................................ 7
Updated Outline Dimensions.................................................. 21
Changes to Ordering Guide..................................................... 21
2/03-Revision 0: Initial Version
Right/Left Control—Input Data Loading ..... 13
XFR Control—Data Transfer to Outputs ..... 13
STBY Control-Standby Mode ..... 13
V1, V2 Inputs-Voltage Reference Inputs ..... 13
VREFHI, VREFLO Inputs-Full-Scale Reference Inputs ..... 13
INV Control—Analog Output Inversion. ..... 13
Transfer Function ..... 13
Accuracy ..... 14
Applications ..... 15
Operating Modes-6-Channel Systems ..... 15
Operating Modes-12-Channel Systems. ..... 15
Operating Modes-Beyond 12 Channels. ..... 15
VBIAS Generation-V1, V2 Input Pin Functionality ..... 17
Power Supply Sequencing ..... 18
PCB Design for Optimized Thermal Performance ..... 18
Layout Considerations ..... 20
Outline Dimensions ..... 21
Ordering Guide ..... 21

## SPECIFICATIONS

$25^{\circ} \mathrm{C}, \mathrm{AVCC}=15.5 \mathrm{~V}, \mathrm{DVCC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{MIN}}=0^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{VREFHI}=9.5 \mathrm{~V}, \mathrm{VREFLO}=\mathrm{V} 1=\mathrm{V} 2=7 \mathrm{~V}$, unless otherwise noted.
Table 1.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Conditions \& Min \& Typ \& Max \& Unit \\
\hline VIDEO DC PERFORMANCE \(^{1}\)
VDE
VCME
\(\Delta \mathrm{V}\)
\(\Delta \mathrm{V}\) \& \begin{tabular}{l}
\(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
DAC Code 1500 to 3200 \\
DAC Code 1500 to 3200 \\
DAC Code 2048 \\
DAC Code 0 to 4095
\end{tabular} \& \[
\begin{gathered}
-5 \\
-3.5
\end{gathered}
\] \& \[
\begin{gathered}
+0.5 \\
2.5 \\
4
\end{gathered}
\] \& \[
\begin{gathered}
+5 \\
+3.5 \\
7.5 \\
15
\end{gathered}
\] \& \begin{tabular}{l}
mV \\
mV \\
mV \\
mV
\end{tabular} \\
\hline \begin{tabular}{l}
VIDEO OUTPUT DYNAMIC PERFORMANCE \\
Data Switching Slew Rate \\
Invert Switching Slew Rate \\
Data Switching Settling Time to \(1 \%\) \\
Data Switching Settling Time to 0.25\% \\
Invert Switching Settling Time to 1\% \\
Invert Switching Settling Time to 0.25\% \\
Invert Switch Overshoot \\
CLK and Data Feedthrough \({ }^{2}\) \\
All-Hostile Crosstalk \({ }^{3}\) \\
Amplitude \\
Duration \\
DAC Transition Glitch Energy
\end{tabular} \& \begin{tabular}{l}
\(\mathrm{T}_{\mathrm{C}, \text { min }}\) to \(\mathrm{T}_{\mathrm{C}, \text { max }}\),
\[
\begin{aligned}
\& V_{O}=5 \mathrm{~V} \text { Step, } C_{L}=200 \mathrm{pF} \\
\& 20 \% \text { to } 80 \% \\
\& 20 \% \text { to } 80 \%
\end{aligned}
\] \\
Code 2047 to Code 2048
\end{tabular} \& \& \[
\begin{gathered}
390 \\
530 \\
22 \\
33 \\
34 \\
130 \\
100 \\
10 \\
\\
40 \\
30 \\
0.3 \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
27 \\
50 \\
100 \\
300 \\
200
\end{gathered}
\] \& \(\mathrm{V} / \mu \mathrm{s}\)
\(\mathrm{V} / \mu \mathrm{s}\)
ns
ns
ns
ns
mV
\(\mathrm{mV} p-\mathrm{p}\)
mV p-p
ns
\(\mathrm{nV}-\mathrm{s}\) \\
\hline VIDEO OUTPUT CHARACTERISTICS Output Voltage Swing CLK to VID Delay: \(\mathrm{t}_{9}{ }^{4}\) INV to VID Delay: \(\mathrm{t}_{10}\) Output Current Output Resistance \& \begin{tabular}{l}
AVCC - VOH, VOL- AGND \\
\(50 \%\) of VIDx \\
\(50 \%\) of VIDx
\end{tabular} \& \[
\begin{gathered}
10 \\
10.4
\end{gathered}
\] \& \[
\begin{gathered}
1.1 \\
12 \\
12.4 \\
100 \\
22
\end{gathered}
\] \& \[
\begin{gathered}
1.3 \\
14 \\
14.4
\end{gathered}
\] \& V ns ns mA \(\Omega\) \\
\hline RESOLUTION Coding \& Binary \& 12 \& \& \& Bits \\
\hline \begin{tabular}{l}
DIGITAL INPUT CHARACTERISTICS \\
Max. Input Data Update Rate \\
Data Setup Time: \(\mathrm{t}_{1}\) \\
STSQ Setup Time: \(t_{3}\) \\
XFR Setup Time: \(\mathrm{t}_{5}\) \\
Data Hold Time: \(\mathrm{t}_{2}\) \\
STSQ Hold Time: \(\mathrm{t}_{4}\) \\
XFR Hold Time: \(\mathrm{t}_{6}\) \\
CLK High Time: \(\mathrm{t}_{7}\) \\
CLK Low Time: \(\mathrm{t}_{8}\) \\
CIN \\
\(\mathrm{I}_{\mathrm{H}}\) \\
IIL—All Inputs except CLK \\
IIL—CLK \\
\(\mathrm{V}_{\text {IH }}\) \\
VIL \\
\(V_{T H}\)
\end{tabular} \& Input \(\mathrm{tr}_{r} \mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}\) (10\% to 90\%) \& \[
\begin{gathered}
120 \\
0 \\
1 \\
1 \\
3 \\
3 \\
3 \\
3 \\
2.5
\end{gathered}
\] \& \begin{tabular}{l}
0.05 \\
0.6 \\
1.2 \\
1.6
\end{tabular} \& 3

0.8 \& | Ms/s |
| :--- |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns |
| pF |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| V |
| V |
| V | <br>

\hline
\end{tabular}

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE INPUTS ${ }^{1}$ |  |  |  |  |  |
| V1 Range | $\mathrm{V} 2 \geq(\mathrm{V} 1-0.25 \mathrm{~V})$ | 5 |  | AVCC - 4 | V |
| V2 Range | $\mathrm{V} 2 \geq(\mathrm{V} 1-0.25 \mathrm{~V})$ | 5 |  | AVCC - 4 | V |
| V1 Input Current |  |  | 0.2 |  | $\mu \mathrm{A}$ |
| V2 Input Current |  |  | -7.5 |  | $\mu \mathrm{A}$ |
| VREFLO Range | VREFHI $\leq($ VREFLO $+2.75 \mathrm{~V})$ | V1-0.5 |  | AVCC - 1.3 | V |
| VREFHI Range | VREFHI $\leq($ VREFLO $+2.75 \mathrm{~V})$ | VREFLO |  | AVCC | V |
| (VREFHI - VREFLO) Range |  | 0 |  | 2.75 | V |
| VREFHI Input Resistance |  |  | 20 |  | $\mathrm{k} \Omega$ |
| VREFLO Bias Current |  |  | -0.2 |  | $\mu \mathrm{A}$ |
| VREFHI Input Current |  |  | 125 |  | $\mu \mathrm{A}$ |
| VFS Range | VFS $=2 \times$ (VREFHI - VREFLO $)$ |  |  | 5.5 | V |
| POWER SUPPLY |  |  |  |  |  |
| DVCC, Operating Range |  | 3 | 3.3 | 3.6 | V |
| DVCC, Quiescent Current |  |  | 23 | 31 | mA |
| AVCC, Operating Range |  | 9 |  | 18 | V |
| Total AVCC Quiescent Current |  |  | 43 | 52 | mA |
| STBY AVCC Current | STBY $=\mathrm{HIGH}$ |  | 0.15 | 0.45 | mA |
| STBY DVCC Current | $\mathrm{STBY}=\mathrm{HIGH}$ |  | 3.5 | 5 | mA |
| OPERATING TEMPERATURE RANGE |  |  |  |  |  |
| Ambient Temperature Range, $\mathrm{T}_{\text {A }}$ | Still Air | 0 |  | 75 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range, $\mathrm{T}_{A}{ }^{5}$ |  | 0 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature Range, $\mathrm{T}_{J}$ | 100\% Tested | 25 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :---: | :---: |
| Supply Voltages |  |
| AVCCx to AGNDx | 18 V |
| DVCC to DGND | 4.5 V |
| Input Voltages |  |
| Maximum Digital Input Voltage | DVCC + 0.5 V |
| Minimum Digital Input Voltage | DGND - 0.5 V |
| Maximum Analog Input Voltage | AVCC + 0.5 V |
| Minimum Analog Input Voltage | AGND - 0.5 V |
| Internal Power Dissipation ${ }^{1}$ |  |
| LFCSP Package @ $25^{\circ} \mathrm{C}$ Ambient | 3.84 W |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering 10 sec ) | $300^{\circ} \mathrm{C}$ |
| ${ }^{1}$ 48-lead LFCSP Package: |  |
| $\theta_{\text {JA }}=26^{\circ} \mathrm{C} / \mathrm{W}$ (JEDEC STD, 4-layer PCB in still air) |  |
| $\theta_{\mathrm{f}} \mathrm{c}=20^{\circ} \mathrm{C} / \mathrm{W}$. |  |
| $\Psi_{\text {J8 }}=11^{\circ} \mathrm{C} / \mathrm{W}$ in Still Air |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## OVERLOAD PROTECTION

The AD8382 employs a two-stage overload protection circuit that consists of an output current limiter and a thermal shutdown. The maximum current at any output of the AD8382 is internally limited to 100 mA average. In the event of a momentary short circuit between a video output and a power supply rail (VCC or AGND), the output current limit is sufficiently low to provide temporary protection.
The thermal shutdown "debiases" the output amplifier when the junction temperature reaches the internally set trip point. In the event of an extended short circuit between a video output and power supply rail, the output amplifier current continues to switch between 0 mA and 100 mA typ. with a period set by the thermal time constant and hysteresis of the thermal trip point. The thermal shutdown provides long-term protection by limiting average junction temperature to a safe level.

## EXPOSED PADDLE

To ensure a high degree of reliability, the exposed paddle must be electrically connected to AVCC. To ensure optimized thermal performance, the exposed paddle must be thermally connected to the AVCC plane as described in the Applications section.

## MAXIMUM POWER DISSIPATION

The maximum power that the AD8382 can safely dissipate is limited by its junction temperature. The maximum safe junction
temperature for plastic encapsulated devices, as determined by the plastic's glass transition temperature, is approximately $150^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for extended periods can result in device failure.

## OPERATING TEMPERATURE RANGE

Although the maximum safe operating junction temperature is higher, the AD8382 is $100 \%$ tested at a junction temperature of $125^{\circ} \mathrm{C}$. Consequently, the maximum guaranteed operating junction temperature is $125^{\circ} \mathrm{C}$. To ensure operation within the specified operating temperature range, it is necessary to limit the maximum power dissipation to:

$$
P_{D M A X} \approx \frac{\left(T_{J M A X}-T_{A}\right)}{\left(\theta_{J A}-0.9 \times \sqrt[3]{\text { Airflow in lfm })}\right.}
$$

where $T_{\text {IMAX }}=125^{\circ} \mathrm{C}$


Figure 2. Maximum Power Dissipation vs. Temperature
Note: Quiescent power dissipation is 0.74 W when operating under the conditions specified in this data sheet.
When driving a 6-channel XGA panel with an input capacitance of 200 pF , the AD8382 dissipates a total of 1.14 W when displaying 1 pixel wide alternating white and black vertical lines generated by a standard 60 Hz XGA input video.

The total power dissipation of the AD8382 is 1.67 W when operating at the maximum specified frequency of 120 MHz , under the conditions specified in this data sheet (Figure 2).

## ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## AD8382

## TIMING CHARACTERISTICS

Table 3. Timing Parameters and Conditions

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$, Data Setup Time | tr, tf = 2 ns (10\% to 90\%) | 0 |  |  | ns |
| $\mathrm{t}_{2}$, Data Hold Time |  | 3 |  |  | ns |
| $\mathrm{t}_{3}$, STSQ Setup Time |  | 1 |  |  | ns |
| $\mathrm{t}_{4}$, STSQ Hold Time |  | 3 |  |  | ns |
| $\mathrm{t}_{5}$, XFR Setup Time |  | 1 |  |  | ns |
| $\mathrm{t}_{6}$, XFR Hold Time |  | 3 |  |  | ns |
| $\mathrm{t}_{7}$ C CLK High Time |  | 3 |  |  | ns |
| $\mathrm{t}_{8,} \quad$ CLK Low Time |  | 2.5 |  |  | ns |
| t, CLK to VIDx Delay | To 50\% of VIDx | 10 | 12 | 14 | ns |
| $\mathrm{t}_{10}$, INV to VIDx Delay | To 50\% of VIDx | 10.4 | 12.4 | 14.4 | ns |



Figure 3. Timing Requirement $E / O=H I G H$


Figure 5. Output Timing


Figure 4. Timing Requirement $E / O=L O W$

## PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS



## NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. EXPOSED PADDLE. TO ENSURE A HIGH DEGREE OF RELIABILITY, THE EXPOSED PADDLE

MUST BE ELECTRICALLY CONNECTED TO AVCC. TO ENSURE OPTIMIZED THERMAL PERFORMANCE, $\%$
THE EXPOSED PADDLE MUST BE THERMALLY CONNECTED TO THE AVCC PLANE AS DESCRIBED IN 륬
THE APPLICATIONS SECTION.
Figure 6. 48-Lead LFCSP, $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Package

Table 4. Pin Function Descriptions

| Mnemonic | Function | Description |
| :---: | :---: | :---: |
| DB(0:11) | Data Input | 12-Bit Data Input. MSB = DB(11). |
| CLK | Clock | Clock Input. |
| STSQ | Start Sequence | A new data loading sequence begins on the rising edge of CLK when this input was HIGH on the preceding rising edge of CLK and the E/O input is held HIGH. A new data loading sequence begins on the falling edge of CLK when this input was HIGH on the preceding falling edge of CLK and the E/O input is held LOW. |
| R/L | Right/Left Select | A new data loading sequence begins on the left, with Channel 0 , when this input is LOW, and on the right, with Channel 5 , when this input is HIGH. |
| E/O | Even/Odd Select | The active CLK edge is the rising edge when this input is held HIGH and the falling edge when this input is held LOW. Data is loaded sequentially on the rising edges of CLK when this input is HIGH and on the falling edges when this input is LOW. |
| XFR | Data Transfer | Data is transferred to the outputs on the immediately following falling edge of CLK when this input is HIGH on the rising edge of CLK. |
| VID0-VID5 | Analog Outputs | These pins are directly connected to the analog inputs of the LCD panel. |
| V1,V2 | Reference Voltages | The voltages applied between these pins and AGND set the reference levels of the analog outputs. |
| VREFHI, VREFLO | Full-Scale References | The voltage applied between these pins sets the full-scale output voltage. |
| INV | Invert | When this pin is HIGH, the analog output voltages are at or above V2. When this pin is LOW, the analog output voltages are at or below V1. |
| DVCC | Digital Power Supply | Digital Power Supply. |
| DGND | Digital Supply Return | This pin is normally connected to the analog ground plane. |
| AVCCx | Analog Power Supplies | Analog Power Supplies. |
| AGNDx | Analog Supply Returns | Analog Supply Returns. |
| BYP | Bypass | A $0.1 \mu \mathrm{~F}$ capacitor connected between this pin and AGND ensures optimum settling time. |
| STBY | Standby | When HIGH, the internal circuits are debiased and the power dissipation drops to a minimum. |
|  | EPAD | Exposed Paddle. To ensure a high degree of reliability, the exposed paddle must be electrically connected to AVCC. To ensure optimized thermal performance, the exposed paddle must be thermally connected to the AVCC plane as described in the Applications section. |

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 7. Output Settling Time (Rising Edge),
$C_{L}=200 \mathrm{pF}$, 5 V Step, INV = LOW


Figure 8. Output Settling Time (Rising Edge),
$C_{L}=200 \mathrm{pF}, 5 \mathrm{~V}$ Step, $I N V=\mathrm{HIGH}$


Figure 9. Output Settling Time (Rising Edge) vs. CL, 5 V Step, $I N V=$ HIGH


Figure 10. Output Settling Time (Falling Edge), $C_{L}=200 \mathrm{pF}, 5 \mathrm{~V}$ Step, $\mathrm{INV}=\mathrm{LOW}$


Figure 11. Output Settling Time (Falling Edge), $C_{L}=200 \mathrm{pF}, 5 \mathrm{~V}$ Step, $\mathrm{INV}=\mathrm{HIGH}$


Figure 12. Output Settling Time (Falling Edge) vs. $C_{L}$, 5 V Step, $\mathrm{INV}=\mathrm{HIGH}$


TIME ( ns )
Figure 13. Invert Switching Step Response (Rising Edge), 10 V Step, $C_{L}=200$ pF


TIME (ns)

Figure 14. Data Switching Step Response (Rising Edge),
5 V Step, $C_{L}=200$ pF, INV = LOW


TIME (ns)

Figure 15. Data Switching Step Response (Rising Edge), 5 V Step, $C_{L}=200 \mathrm{pF}$, INV $=\mathrm{HIGH}$


TIME (ns)
Figure 16. Invert Switching Step Response (Falling Edge), 10 V Step, $C_{L}=200 \mathrm{pF}$


TIME (ns)

Figure 17. Data Switching Step Response (Falling Edge), 5 V Step, $C_{L}=200$ pF, INV = LOW


TIME (ns)
Figure 18. Data Switching Step Response (Falling Edge), 5 V Step, $C_{L}=200 \mathrm{pF}$, INV $=\mathrm{HIGH}$


Figure 19. Differential Nonlinearity (DNL) vs. Code, INV = LOW


Figure 20. Integral Nonlinearity (INL) vs. Code, INV = LOW


Figure 21. Common-Mode Error Voltage (VCME) vs. Code


Figure 22. Differential Nonlinearity (DNL) vs. Code, INV = HIGH


Figure 23. Integral Nonlinearity (INL) vs. Code, INV = HIGH


Figure 24. Differential Error Voltage (VDE) vs. Code


Figure 25. Normalized VDE, VCME vs. (V2 - V1) at Code 2048


Figure 26. Normalized VDE vs. V1 and V2 at Code 2048


Figure 27. Common-Mode Error Voltage (VCME) vs. Temperature


Figure 28. Normalized VDE, VCME vs. V1 = V2 at Code 2048


Figure 29. Normalized VDE, VCME vs. VREFLO at Code 2048


Figure 30. Differential Error Voltage (VDE) vs. Temperature


Figure 31. All-Hostile Crosstalk at $C_{L}=200 \mathrm{pF}$


Figure 32. Slew Rate vs. $C_{L}$ (Falling Edge)


Figure 33. AVCC Power Supply Rejection vs. Frequency


TIME (ns)
Figure 34. Data Switching Transient (Feedthrough) at $C_{L}=200 \mathrm{pF}$


Figure 35. Slew Rate vs. $C_{L}$ (Rising Edge)

## FUNCTIONAL DESCRIPTION

The AD8382 is a system building block designed to directly drive the columns of LCD microdisplays of the type popularized for use in projection systems. It comprises six channels of precision, 12-bit digital-to-analog converters loaded from a single, high speed, 12 -bit wide input. Precision current feedback amplifiers, providing well-damped pulse response and fast voltage settling into large capacitive loads, buffer the six outputs. Laser trimming at the wafer level ensures low absolute output errors and tight channel-to-channel matching. Tight part-to-part matching in high resolution systems is guaranteed by the use of external voltage references.

## START SEQUENCE CONTROL—INPUT DATA LOADING

A valid STSQ control input initiates a new 6-clock loading cycle, during which six input data-words are loaded sequentially into six internal channels. A new loading sequence begins on the current active CLK edge only when STSQ was held HIGH at the preceding active CLK edge. Active CLK edge is defined by the E/O Control.

## EVEN/ODD CONTROL—INPUT DATA LOADING

To facilitate 12-channel, single data bus systems, the active CLK edge, at which input data is loaded, is selected with the E/O control input. Input data is loaded on the rising CLK edges while the E/O input is held HIGH; input data is loaded on the falling CLK edges while the E/O input is held LOW.

## RIGHT/LEFT CONTROL—INPUT DATA LOADING

To facilitate image mirroring, the direction of the loading sequence is set by the $\mathrm{R} / \mathrm{L}$ control. A new loading sequence begins at channel 0 and proceeds to Channel 5 when the R/L control is held LOW. It begins at Channel 5 and proceeds to channel 0 when the $\mathrm{R} / \mathrm{L}$ control is held HIGH.

## XFR CONTROL—DATA TRANSFER TO OUTPUTS

Data transfer to the outputs is initiated by the XFR control. While XFR is held HIGH during a rising CLK edge, data is simultaneously transferred to all outputs on the immediately following falling CLK edge.

## STBY CONTROL—STANDBY MODE

A HIGH applied to the STBY input debiases the internal circuitry, dropping the quiescent power dissipation to a few milliwatts. Upon returning STBY to LOW, normal operation is restored. Since both analog and digital circuitry is debiased, all stored data will be lost in standby mode.

## V1, V2 INPUTS—VOLTAGE REFERENCE INPUTS

Two external analog voltage references set the levels of the outputs. V1 sets the output voltage at Code 4095 while the INV input is LOW, and V2 sets the output voltage at Code 4095 while the INV input is held HIGH.

## VREFHI, VREFLO INPUTS—FULL-SCALE REFERENCE INPUTS

Twice the difference between these analog input voltages sets the full-scale output voltage VFS.

$$
V F S=2 \times(V R E F H I-V R E F L O)
$$

## INV CONTROL—ANALOG OUTPUT INVERSION

The analog voltage equivalent of the input code is subtracted from (V2 + VFS) while INV is held HIGH and added to (V1 VFS) while INV is held LOW.

## TRANSFER FUNCTION

The AD8382 has two regions of operation, where the video output voltages are either above reference voltage V2 or below reference voltage V1. The transfer function defines the video output voltage as the function of the digital input code as follows:

$$
\begin{aligned}
& V I D x(n)=V 2+V F S \times(1-n / 4095), \text { for } I N V=H I G H \\
& V I D x(n)=V 1-V F S \times(1-n / 4095), \text { for } I N V=L O W
\end{aligned}
$$

where $n=$ input code
$V F S=2 \times($ VREFHI - VREFLO $)$
A number of internal limits define the usable range of the video output voltages, VIDx, as shown in Figure 36


Figure 36. Transfer Function and Usable Voltage Ranges

## ACCURACY

To best correlate transfer function errors to image artifacts, the overall accuracy of the AD8382 is defined by three parameters: VDE, VCME, and $\Delta \mathrm{V}$.
$V D E$, the differential error voltage, measures the difference between the rms value of the output and the rms value of the ideal. The defining expression is:
$\operatorname{VDE}(n)=\frac{[\operatorname{VOUTN}(n)-\operatorname{V} 2]-[\operatorname{VOUTP}(n)-V 1]}{2}-\left(1-\frac{n}{4095}\right) \times \operatorname{VFS}$
$V C M E$, the common-mode error voltage, measures one-half the dc bias of the output. The defining expression is:

$$
\operatorname{VCME}(n)=\frac{1}{2}\left[\frac{\operatorname{VOUTN}(n)+\operatorname{VOUTP}(n)}{2}-\frac{(V 2+V 1)}{2}\right]
$$



Figure 37. AD8382 Transfer Function
$\Delta V$ measures the maximum deviation between the output voltages. The defining expression is:

$$
\Delta V(n)=\max \{\Delta V N(n), \Delta V P(n)\}
$$

where $\Delta V N(n)=\max \left\{\operatorname{VOUTN}(n)_{(0-5)}\right\}-\min \left\{\operatorname{VOUTN}(n)_{(0-5)}\right\}$
and $\Delta V P(n)=\max \left\{\operatorname{VOUTP}(n)_{(0-5)}\right\}-\min \left\{\operatorname{VOUTP}(n)_{(0-5)}\right\}$

## APPLICATIONS

## OPERATING MODES—6-CHANNEL SYSTEMS

Depending on the speed of the LCD microdisplay, 6-channel systems are compatible with up to XGA resolutions and require one AD8382 per color. The input/output timing diagram of the AD8382 in such systems is shown in Figure 38.


Figure 38. Timing Diagram in a Typical 6-Channel System, E/O=HIGH, $R / L=L O W$

## OPERATING MODES—12-CHANNEL SYSTEMS

12-channel systems are usually those requiring video line doubling or compatibility with SXGA and higher resolutions. Depending on the input data rates, two types of 12-channel systems are in common use.

## 12-Channel, Even/Odd Systems

Single data bus systems are characterized by an image processor with a single data bus output. They require two AD8382s per color.

One AD8382 is set to operate in EVEN mode, while the other is set to operate in ODD mode. Both AD8382s share the same data bus and CLK. The timing diagram of such a system is shown in Figure 39.

## 12-Channel Parallel Systems

Dual data bus systems are characterized by an image processor with two data bus outputs. They require two AD8382s per color. Both AD8382s in dual data bus systems can be set independently. The timing diagram of each AD8382 in such systems is identical to that of a 6-channel system.





Figure 39. 12-Channel Even/Odd System Timing Diagram

## OPERATING MODES—BEYOND 12 CHANNELS

Any number of AD8382s may be cascaded in even/odd pairs or in parallel to facilitate very high resolution systems.


Figure 40. Single Data Bus 12-Channel Even/Odd System Block Diagram


Figure 41. Dual Data Bus 12-Channel Even/Odd System Block Diagram

## VBIAS GENERATION—V1, V2 INPUT PIN FUNCTIONALITY

In order to avoid image flicker, a symmetrical ac voltage is required and a bias voltage of approximately 1 V minimum must be maintained across the pixels of HTPS LCDs. The AD8382 provides two methods of maintaining this bias voltage.

## Internal Bias Voltage Generation

Standard systems that internally generate the bias voltage reserve the uppermost code range for the bias voltage and use the remaining code range to encode the video for gamma correction. A high degree of ac symmetry is guaranteed by the AD8382 in these systems.

The V1 and V2 inputs in these systems are tied together and are normally connected to VCOM, as shown in Figure 42.


Figure 42. V1, V2 Connection and Transfer Function in a Typical Standard System

## External Bias Voltage Generation

In systems that require improved brightness resolution and higher accuracy, the V1 and V2 inputs, connected to external voltage references, provide necessary bias voltage, VBIAS, while allowing the full code range to be used for gamma correction.
To ensure a symmetrical ac voltage at the AD8382's outputs, VBIAS must remain constant for both states of INV. Thus, V1 and $V 2$ are defined as:

$$
\begin{aligned}
& V 1=V C O M-V B I A S \\
& V 2=V C O M+V B I A S
\end{aligned}
$$

## Applications Circuit

The circuit in Figure 41 ensures VBIAS symmetry to within 1 mV with a minimum component count. Bypass capacitors are omitted for clarity.


Figure 43. External VBIAS Generator with the AD8132


Figure 44. The AD8382 Transfer Function in a Typical High Accuracy System


Figure 45. Typical Asymmetry at the Outputs of the AD8132 vs. Power Supply for the Application Circuit

The AD8132 typically produces a symmetrical output at $85^{\circ} \mathrm{C}$ when its supply, ( $\mathrm{V}+$ ) - ( $\mathrm{V}-$ ), is 7.2 V (Figure 45).

## AD8382

## POWER SUPPLY SEQUENCING

As indicated in the Absolute Maximum Ratings, voltage at any input pin cannot exceed its supply voltage by more than 0.5 V . To ensure compliance with these ratings, the following powerup and power-down sequencing is recommended.

During power-up, initial application of nonzero voltages to any input pin must be delayed until supply voltage ramps up to at least the highest maximum operational input voltage. During power-down, the voltage at any input pin must reach zero during a period not exceeding the power supply's hold-up time.

Failure to comply with the Absolute Maximum Ratings may result in functional failure or damage to the internal ESD diodes. Damaged ESD diodes may cause temporary parametric failures, which may result in image artifacts. Damaged ESD diodes cannot provide full ESD protection, reducing reliability.

| Power ON | Power OFF |
| :--- | :--- |
| 1. Apply power to supplies. | 1. Remove power from I/Os. |
| 2. Apply power to other I/Os. | 2. Remove power from <br> supplies. |

## PCB DESIGN FOR OPTIMIZED THERMAL PERFORMANCE

The total maximum power dissipation of the AD8382 is partly load dependent. In a 6 -channel, $65 \mathrm{MHz}, 60 \mathrm{~Hz}$ XGA system, the total maximum power dissipation is 1.14 W at an LCD input capacitance of 200 pF .
At a clock rate of $120 \mathrm{Ms} / \mathrm{s}$, the total maximum power dissipation can exceed 2 W , as shown below for a black-to-white video output voltage swing of 4 V and 5 V .

Although the maximum safe operating junction temperature is higher, the AD8382 is $100 \%$ tested at a junction temperature of $125^{\circ} \mathrm{C}$. Consequently, the maximum guaranteed operating junction temperature is $125^{\circ} \mathrm{C}$. To limit the maximum junction temperature at or below the guaranteed maximum, the package, in conjunction with the PCB, must effectively conduct heat away from the junction.

The AD8382 package is designed to provide superior thermal characteristics, partly through the exposed die paddle on the bottom surface of the package. In order to take full advantage of this feature, the exposed paddle must be in direct thermal contact with the PCB, which then serves as a heat sink.

Table 5. AD8382 Power Dissipation

| Cload <br> (pF) | PQuiescent <br> (W) | $\mathbf{V}_{\text {swing }}=\mathbf{5 V}$ |  | $\mathbf{V}_{\text {swing }}=\mathbf{4 V}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Poynamic <br> (W) | Ptotal <br> (W) | Poyvamic <br> (W) | $\mathbf{P}_{\text {total }}$ <br> (W) |
| 200 | 0.74 | 0.93 | 1.67 | 0.74 | 1.48 |
| 250 | 0.74 | 1.16 | 1.90 | 0.93 | 1.67 |
| 300 | 0.74 | 1.39 | 2.13 | 1.11 | 1.85 |

A thermally effective PCB must incorporate a thermal pad and a thermal via structure. The thermal pad provides a solderable contact surface on the top surface of the PCB. The thermal via structure provides a thermal path to the inner and bottom layers of the PCB to remove heat.

## Thermal Pad Design

Thermal performance of the AD8382 varies logarithmically with the contact area between the exposed thermal paddle and the thermal pad on the top layer of the PCB.
In order to minimize thermal performance degradation of production PCBs, the contact area between the thermal pad and the PCB should be maximized. Therefore, the size of the thermal pad should match the exposed paddle size of 5.25 mm $\times 5.25 \mathrm{~mm}$. In addition, a second thermal pad of the same size should be placed on the bottom side of the PCB. At least one thermal pad should be in direct thermal (and electrical) contact with the AVCC plane.

## Thermal via structure design

Effective heat transfer from the top to the inner and bottom layers of the PCB requires thermal vias incorporated into the thermal pad design. Thermal performance increases logarithmically with the number of vias. $\theta_{\mathrm{JA}}$ reaches its specified value at approximately 16 vias, provided the AD8382 is on a standard JEDEC PCB. $\theta_{\text {JA }}$ approaches its optimum value as the slope of such a curve approaches zero, at above 36 vias. Near optimum thermal performance of production PCBs is attained when the number of thermal vias is at least 36 .

## AD8382 PCB Design Recommendations

Land pattern Dimensions
Pad Size:
$0.5 \mathrm{~mm} \times 0.25 \mathrm{~mm}$
Pad Pitch:
0.5 mm

Thermal Pad Size:
$5.25 \mathrm{~mm} \times 5.25 \mathrm{~mm}$
Thermal via structure:
0.25 mm diameter.

Vias on 0.5 mm grid.


LAND PATTERN - TOP LAYER

Figure 46. Land Pattern-Top Layer

## Thermal Pad and Via connections

Thermal Pads are connected to AVCC.
For PCBs with the AVCC plane located on one of the outer layers, direct connection of at least one thermal pad to the AVCC plane is recommended. For PCBs with the AVCC plane located on one of the internal layers, direct connection of all thermal vias to the AVCC plane is recommended.


LAND PATTERN - BOTTOM LAYER

Figure 47. Land Pattern—Bottom Layer

## Soldermasking

To minimize the formation of solder voids due to solder flowing into the via holes (solder wicking), via diameter should be small. Solder masking of the via holes on the top layer of the PCB plugs the via holes, inhibiting solder flow into the holes. To optimize the thermal pad coverage, the solder mask diameter should be no more than 0.1 mm larger than the via diameter.

## Solder Mask-Top Layer

Pads: Set by customer's PCB Design Rules

Thermal Vias: 0.25 mm dia. circular mask, centered on the vias.

Solder Mask—Bottom
Layer
Set by customer's PCB Design Rules.


SOLDER MASK - TOP LAYER
Figure 48. Solder Mask-Top Layer

The use of thermal spokes is not recommended when connecting the thermal pads or via structure to the AVCC plane.

## LAYOUT CONSIDERATIONS

The AD8382 is a mixed-signal, high speed, high accuracy device. In order to fully realize its specifications, it is essential to use a properly designed printed circuit board.

## Layout and Grounding

The analog outputs and the digital inputs of the AD8382 are on opposite sides of the package. Keep these sections separated to minimize crosstalk and coupling of digital inputs into the analog outputs.

All signal trace lengths should be made as short and direct as possible to prevent signal degradation due to parasitic effects. Note that digital signals should not cross and should not be routed near analog signals.

It is imperative to provide a solid analog ground plane under and around the AD8382. All ground pins of the part should be connected directly to this ground plane with no extra signal path length. This includes DGND, AGNDBIAS, AGND5, AGND3,4, AGND1,2, AGND0, and AGNDDAC. The return traces for any of the signals should be routed close to the ground pin for that section to prevent stray signals from coupling into other ground pins.

## PowerSupply Bypassing

All power supply and reference pins of the AD8382 must be properly bypassed to the analog ground plane for optimum performance.

All analog supply pins may be connected directly to an analog supply plane located as close to the part as possible. A $0.1 \mu \mathrm{~F}$ chip capacitor should be placed as close to each analog supply pin as possible and connected directly between each analog supply pin and the analog ground plane.

A minimum $47 \mu \mathrm{~F}$ tantalum capacitor should be placed near the analog supply plane and connected directly between the supply and analog ground planes.
A minimum $10 \mu \mathrm{~F}$ tantalum capacitor should be placed near the digital supply pin and connected directly to the analog ground plane. A $0.1 \mu \mathrm{~F}$ chip capacitor should be connected between the digital supply pin and the analog ground.

## VREFHI, VREFLO, V2, V1 Reference Distribution

To ensure well-matched video outputs, all AD8382s must operate from equal reference voltages.
Each reference voltage should be distributed to each AD8382 directly from the source of the reference voltage with approximately equal trace lengths.
A $0.1 \mu \mathrm{~F}$ chip capacitor should be placed as close to each reference input pin as possible and directly connected between the reference input pin and the analog ground plane.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.
Figure 49. 48-Lead Frame Chip Scale Package [LFCSP_WQ]
$7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-48-4)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD8382ACPZ | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-48-4 |

[^1]
[^0]:    ${ }^{1} \mathrm{VDE}=$ differential error voltage. $\mathrm{VCME}=$ common-mode error voltage. $\Delta \mathrm{V}=$ maximum deviation between outputs.
    Full-scale output voltage $=$ VFS $=2 \times($ VREFHI - VREFLO $)$. See the Accuracy section on page 14.
    ${ }^{2}$ Measured on two outputs differentially as CLK and DB(0:11) are driven and STSQ and XFR are held LOW.
    ${ }^{3}$ Measured on two outputs differentially as the other four are transitioning by 5 V . Measured for both states of INV.
    ${ }^{4}$ Measured from $50 \%$ of falling CLK edge to $50 \%$ of output change. Measurement is made for both states of INV.
    ${ }^{5}$ Operation at $85^{\circ} \mathrm{C}$ ambient temperature requires a thermally optimized PCB layout (see Applications section), minimum airflow of 200 lfm , input clock rate not exceeding 120 MHz , black-to-white transition $\leq 4 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{L}} \leq 200 \mathrm{pF}$.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

