

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



S6BT112A01/S6BT112A02

ASSP CXPI Transceiver IC for Automotive Network


The S6BT112A01 and S6BT112A02 are integrated transceiver ICs for automotive communication network with Clock Extension Peripheral Interface (CXPI). It has a flexible bit rate ranging from 2.4 kbps to 20 kbps and is JASO and ISO CXPI compliant. This CXPI transceiver IC connects the CXPI data link controller and the CXPI Bus line, and enables direct connection to the vehicle battery with a high surge protection. Additionally, S6BT112A01 have an optional Spread Spectrum Clock Generator (SSCG) function, which is effective at master node. During Sleep mode, S6BT112A01 and S6BT112A02 reduce power consumption. The CXPI transceiver IC supports master node and slave node, which is set by SELMS pins.

Features

- Compliant with the JASO CXPI (JASO D 015-3: 2015) standard
- Compliant with the SAE CXPI (J3076_201510) standard
- Compliant with the ISO CXPI (ISO 20794-4: 2020) standard
- Supports 2.4 kbps to 20 kbps bitrate
- ■Waveshaping for low Electromagnetic Interference (EMI)
- ■Operating voltage range: 5.3 V to 18 V
- Direct battery operation with protection against load dump, jump start, and transients
- ■BUS short to V_{BAT} overcurrent protection
- Loss of ground protection; BUS pin leakage is lower than ±1 mA
- Easy selection of master node or slave node

S6BT112A Block Diagram

- Overtemperature protection
- ■Low-voltage detection
- ■Supports Sleep and Wakeup modes
- ■Sleep mode current: 6 µA (typical at Slave)
- ■Halogen-free 8-pin SOIC package
- ESD protection HBM (1.5 kΩ, 100 pF) ±8 kV (BUS pin, BAT pin)
- ■Voltage tolerance ±40 V (BUS pin)
- ■S6BT112A01: With SSCG S6BT112A02: Without SSCG
- ■AEC-Q100 compliant (Grade-1)
- Application Notes: AN227376 Getting Started with CXPI Transceiver S6BT112A



Cypress Semiconductor Corporation

Document Number: 002-10203 Rev. *H

198 Champion Court

San Jose, CA 95134-1709



Table of Contents

1. Applications		3					
2. Pin Assignment		4					
3. Pin Descriptions							
4. Block Diagram		6					
5. Function Descripti	on	7					
	es						
5.2 Master Node		8					
5.4 Common Funct	ions 1	5					
	n Ratings 2						
7. Recommended Op	erating Conditions	22					
8. Electrical Characte	3. Electrical Characteristics						
9. Ordering Information							
10. Package Dimensions							
-	Document History						
Sales, Solutions, and	Sales, Solutions, and Legal Information						



1. Applications

Figure 1-1 and Figure 1-2 illustrate the typical applications of S6BT112A01 or S6BT112A02.

Figure 1-1 Typical Application as Master






Figure 1-2 Typical Application as Slave





2. Pin Assignment

Figure 2-1. Pin Assignment





3. Pin Descriptions


Table 3-1. Pin Descriptions

Pin Number	Symbol	Direction	Description
1	RXD	Output	Receive data output (open-drain)
	IND.	Output	Requires external pull-up resistor (refer to Table 7-1)
			Sleep control input
2	NSLP	loout	Low: Sleep mode
2	NOLF	Input	High: Normal mode or Standby mode
			Refer to section 5.2.2 or section 5.3.2
			When the SELMS pin is low level, the CLK pin is the baud rate clock input
			Input clock signal with baud rate frequency
		I/O	(When the input clock frequency is 20 kHz, the bit rate is 20 kbps)
3	CLK		When the SELMS pin is high level, the CLK pin is baud rate clock output
3	ULK		Outputs clock signal with baud rate frequency
			(When the output clock frequency is 20 kHz , the bit rate is 20 kbps)
			Open drain output
			Requires external pull-up resistor (refer to Table 7-1)
4	TXD	Input	Transmit data input
5	GND	-	Ground
6	BUS	I/O	CXPI BUS line Input/Output
7	BAT	-	Battery (voltage source) supply
			Master / slave node select input
8	SELMS	Input	Low: Master
			High: Slave



4. Block Diagram

Figure 4-1. Block Diagram






5. Function Description

5.1 Operation Modes

Figure 5-1. State Transition Diagram



Notes

- [1] : "Hi-z" means high-impedance.
- [2] : Switching of the master / slave during transmitting is prohibited. Refer to section 5.4.5.
- [3] : The operation mode, after the transceiver powers on, has to start from sleep mode.
- [4] : If TXD is low level when releasing the thermal shutdown, TXD has to toggle "High" before transmitting TXD. For details, refer to section 5.4.7.





5.2 Master Node

- There is only one node in a system, which functions as a schedule manager and a primary clock master.
- The transceiver works in Master mode when low-level is applied on SELMS. See Table 5-1.
- The baud rate clock is applied on the CLK pin in the Master state. See Figure 5-2.
- The transceiver is usually used as the "Master" or "Slave", except for the "Secondary Clock master function".
- The SELMS input should not be changed in normal mode.
- The SELMS input should not be changed during wakeup pulse transmission in Sleep mode.
- The CLK pin inputs for the baud rate clock in Master state.

Table 5-1. SELMS Pin State for Master

Pin	Input Signal	Master/Slave
SELMS	Low	Master

Figure 5-2. CLK Input -> BUS Signal (Master)

NSLP TXD	H H		 	
CLK(in)				
BUS				

5.2.1 Normal Mode

The Normal mode denotes the state to which communication is possible. The master node transmits the clock to the CXPI BUS, which means that the clock is the master. During the Normal mode, the transmitted signal is encoded and the received signal is decoded. When the transmitting node transmits data to the CXPI BUS, it transmits to the TXD pin after converting the data to a UART format by 1 byte. The data is transmitted to the CXPI BUS as LSB first.

When the receiving node receives data from the CXPI BUS, it receives from the RXD pin in the UART format by 1 byte. The UART format is listed in Table 5-2. Refer to the JASO or ISO CXPI (JASO D 015-3: 2015, ISO 20794-4: 2020) standard for details of the operation.

Table 5-2. UART Format

Star	t bit	bit 0 (LSB)	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7(MSB)	Stop bit
------	-------	-------------	-------	-------	-------	-------	-------	-------	------------	----------



5.2.2 Sleep Mode

The Sleep mode denotes a power-saving state during which each node stops transmitting and receiving data. All nodes transitions to Sleep mode immediately after power-on. The nodes also transition to Sleep mode after the Sleep processing is executed from the Normal mode and transition from Standby mode or Normal mode due to CXPI BUS error.

When each node receives the Wakeup condition during the Sleep mode, it transitions to the Standby mode. The Wakeup condition (for example, detecting that the ignition has been turned on) of each node is different for each application and the external factor that receives the Wakeup pulse from the CXPI BUS. During the Sleep mode, the reception signal is received without decoding. The MCU can detect a wakeup pulse width by monitoring the RXD signal.

The sleep mode is initiated by a falling edge on the NSLP pin while TXD is already set high level. The CXPI BUS transmitter output driver is immediately disabled when the NSLP pin goes low level. The transceiver becomes the normal mode with input high level. When the input level is switched from low to high, the BUS pin and RXD pin output Hi-Z level during the mode transition time (T_{MODE_CHG} in Table 8-7).

Stopping the clock input at high level of CLK is recommended. Then turn the NSLP pin to low level after T_{SLP_WT} as shown in Figure 5-3.

The "Pin State" of Table 5-3 indicates before the falling edge in the NSLP pin.

Pin	Pin State	Description
TXD	High	No data transmitting
CLK	High	No clock receiving
NSLP	High to Low	-
RXD	High impedance	High level with external pull-up resistor.
BUS	High impedance	High level with external pull-up resistor.
SELMS	Low	-


Table 5-3. Transition from Normal to Sleep mode

The "Pin State" of Table 5-4 indicates the state before the rising edge in the NSLP pin.

Table 5-4. Transition from Sleep to Normal mode

Pin	Pin State	Description
TXD	High	No data transmitting
CLK	High	No clock receiving
NSLP	Low to High	-
RXD	High impedance	High level with external pull-up resistor.
BUS	High impedance	High level with external pull-up resistor.
SELMS	Low	-

Figure 5-3. Transition Sequence Between Sleep and Normal Mode



Note:

[1] "Hi-Z" means high-impedance.



5.2.3 Standby Mode

The Standby mode denotes the state of standing by the transition to the Normal mode. The standby mode shall transit only from the sleep mode. The standby mode is not allowed message transition and reception after releasing the Sleep mode. During this mode, the RXD pin and the BUS pin are in a high-impedance state. After T_{MODE_CHG} , the state changes to the Normal mode. Then, the BUS pin activates after a clock input of 33 periods.

5.2.4 Power-on Sequence

The power-on sequence occurs at power-up while setting up Sleep mode. When V_{BAT} is above 5.3 V, the NSLP pin can be set to high level. After the transition to the normal mode, the BUS pin activates after a clock input of 33 periods. See Figure 5-4.




Figure 5-4. Power-on Sequence of Master Node



5.3 Slave Node

All the nodes, except the master node, are connected as slave in the system. The transceiver works as Slave when high level is applied on SELMS pin. See Table 5-5. The CLK pin outputs the baud rate clock during the Slave state.

The transceiver is usually used as the "Master" or "Slave", except for the "Secondary Clock master function".

Table 5-5. SELMS Pin State for Slave

Pin	Input Signal	Master/Slave
SELMS	High	Slave

The SELMS input should not be changed during the Normal mode or during wakeup pulse transmission in the Sleep mode. The CLK pin outputs the baud rate clock in Slave node. See Figure 5-5.

Figure 5-5. CLK Pin Clock Output (Slave)

SELMS NSLP	High High		 	_		
BUS						
CLK(out)						

5.3.1 Normal Mode

The Normal mode can perform data transmit and receive. During the Normal mode, the signal that is transmitted is encoded and the signal that is received is decoded. When the transmitting node transmits data to the CXPI BUS, it transmits to the TXD pin after converting the data to a UART format by 1 byte. The data is transmitted to the CXPI BUS by LSB first. When the receiving node receives data from the CXPI BUS, it revises from the RXD pin in the UART format by 1 byte. The UART format is shown in Table 5-6. Refer to the JASO or ISO CXPI (JASO D 015-3: 2015, ISO 20794-4: 2020) standard for details of the operation.

Table 5-6. UART Format

Start bit	bit 0 (LSB)	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7(MSB)	Stop bit	
-----------	-------------	-------	-------	-------	-------	-------	-------	------------	----------	--



5.3.2 Sleep Mode


The Sleep mode denotes a state of power saving during which each node stops transmitting and receive data. All nodes transitions to the Sleep mode immediately after power-on. They are also transitioning to the Sleep mode after the sleep processing is executed from the Normal mode and transition from the Standby mode or the Normal mode due to CXPI BUS error.

During the Sleep mode, when each node receives the Wakeup factor, it transitions to the Standby mode. The Wakeup factor is different from each application and is composed of the internal factor (for example, detecting that the ignition has been turned on) and the external factor that receives the Wakeup pulse from the CXPI BUS.

During the Sleep mode, the reception signal is received without decoding. The sleep mode is initiated by a falling edge on the NSLP pin while the TXD pin is already set high level. See Figure 5-6. The CXPI BUS transmits path is immediately disabled when the NSLP pin goes low level.

All wake-up events must be maintained for a specific period (refer to T_{MODE_CHG} in Table 8-7).

Figure 5-6. Transition Sequence Between Sleep and Normal Mode



The "Pin State" of Table 5-7 indicates the state before the falling edge of the NSLP pin.

Table 5-7. Transition from Normal to Sleep Mode

Pin	Pin State	Description
TXD	High	No data transmitting
CLK	High impedance	High level with external pull-up resistor.
NSLP	High to Low	-
RXD	High impedance	High level with external pull-up resistor.
BUS	High impedance	High level with external pull-up resistor.
SELMS	High	-

The "Pin State" of Table 5-8 indicates the state before the rising edge of the NSLP pin.

Table 5-8. Transition from Sleep to Normal Mode

Pin	Pin State	Description
TXD	High	No data transmitting
CLK	High impedance	High level with external pull-up resistor.
NSLP	Low to High	-
RXD	High impedance	High level with external pull-up resistor.
BUS	High impedance	High level with external pull-up resistor.
SELMS	High	-



■Receiver Function in Sleep Mode

During the Sleep mode, the received signal will be output from the CLK pin without decoding a received signal. The RXD pin outputs at a high level. When the Master node wake-up, it transmits clock signal to the CXPI BUS. During a wake-up sequence, the slave transceiver does not decode the received signal. So, if the transceiver outputs this signal to RXD, slave MCUs receive shorter low-level width signals than the UART communication period and it possibly gets errors. This is because the Slave node is received without decoding. To avoid these errors, S6BT112A01 or S6BT112A02 CXPI transceiver IC outputs receive signals on the CLK pin in the Sleep mode.

The MCU can detect a wake-up pulse width by monitoring the CLK signal. (Figure 5-7).




Figure 5-7. CLK Output of Receive Signal, RXD Stays High (for Slave Node)


■Wakeup Function


The WakeupPulseOutput state transmits out the wakeup pulse in the Slave node. When the slave device returns from the Sleep mode, it must transmit a wake-up pulse. As the NSLP pin is in a low level, the TXD pin transmits a low level. The TXD signal is transmitted to the BUS pin without encode. The TXD pin outputs the signal width, which is a value obtained by subtracting the T_{TXD BT}:

Signal width = TXD signal ("L") – TTXD_BT("L")

See Figure 5-8. Refer to Table 8-7 for TTXD_BT("L").

Figure 5-8. Wake-Up Pulse Transmission







As shown in Table 5-9, in case of 19.2 kbps bitrate, 9 bits (start bit plus 8 bits data) of low level in the TXD signal transmites a 402 μ s (min) width wakeup pulse to the BUS. In case of 20 kbps bitrate (50 μ s/Bit), to transmit over 400 μ s wakeup pulse, over 466 μ s TXD low signal is needed, which can be output by a GPIO port with a timer.

UART Transmission Data	Number of Bits of L Level	TXD signal ("L")	Wakeup Pulse Width (min)
FCH	3-bit	156 µs	90 µs
F8H	4-bit	208 µs	142 µs
F0H	5-bit	260 µs	194 µs
E0H	6-bit	312 µs	246 µs
СОН	7-bit	364 µs	298 µs
80H	8-bit	416 µs	350 µs
00H	9-bit	468 µs	402 µs

Table 5-9. Bitrate of 19.2 kbps (52 µs/Bit)


5.3.3 Standby Mode

The Standby mode denotes the state of standing by the transition to the Normal mode. The standby mode shall transit only from the sleep mode. The standby mode is not allowed message transition and reception after releasing the Sleep mode. During this mode, the CLK pin, the RXD pin and the BUS pin are in a high-impedance state. After T_{MODE_CHG}, the state changes to the Normal mode.

5.3.4 Power-on Sequence

This transceiver should be powered up from Sleep mode with the NSLP pin being set to low level. Sleep mode must be released after V_{BAT} is above 5.3 V with the NSLP pin being set to high level. See Figure 5-9.

Figure 5-9. Power-on Sequence of Slave Node





5.4 Common Functions

5.4.1 Overtemperature Protection

The overtemperature protection (OTP) monitors the die temperature. If the junction temperature exceeds the shutdown junction temperature, T_{SD_H} , the thermal protection circuit disables the output driver.

The driver is enabled again when the junction temperature falls below T_{SD_L} and the TXD pin is toggled. (see Table 5-10 and Figure 5-10).

5.4.2 WP_ThermalShutdown

The WP_ThermalShutdown state detects the "shutdown temperature" during the WakeupPulseOutput mode. See Table 5-11. The overtemperature protection is inactive during the Sleep mode.


Table 5-10. Input Signal Change after Recovery from Thermal Shutdown

Master/Slave	Pin	Toggle of Input Signal
Master	TXD	Required
Slave	TXD	Required

Table 5-11. State Under Thermal Shutdown

Master/Slave	Pin	Description
	TXD	Normal function
	NSLP	High: Normal mode / Low: Sleep mode (Thermal protection inactive)
Master	CLK(input)	Normal function
	RXD	Normal function
BUS		High impedance
	TXD	Normal function
	NSLP	High: Normal mode / Low: Sleep mode (Thermal protection inactive)
Slave CLK		Normal function
	RXD	Normal function
	BUS	High impedance

Figure 5-10. Sequence of Thermal Shutdown





5.4.3 Low-voltage Reset

The low-voltage reset state denotes detecting the low voltage of the BAT pin. See Figure 5-11, Table 5-12, and Table 5-13. This device has an integrated power-on reset and low-voltage detection at the supply BAT.

If the supply voltage, V_{BAT} , is dropping below the power-on reset level (that is, $V_{BAT} < V_{POR_L}$), then the transceiver changes to the LowVoltageReset mode. In the LowVoltageReset mode, the output driver is disabled and communication to the CXPI BUS is not possible.

If the power supply reaches a higher level than the low-voltage reset level, V_{BAT}> V_{POR_H}, then transceiver changes to the Standby mode (the NSLP pin is high level) or Sleep mode (the NSLP pin is low level).

After releasing LowVoltageRest mode, transceiver starts the Power-on sequence.


Table 5-12. Input Signal Change after Recovery from Low Voltage Reset

Master/Slave	Pin	Toggle of Input Signal
Master	TXD	Required
Slave	TXD	Required

Table 5-13. State Under Low Voltage Reset

Master/Slave	Pin	Description	
	SELMS	Reset	
	TXD	Reset	
Master	NSLP	Reset	
Waster	CLK	Reset(High impedance)	
	RXD	High impedance	
	BUS	High impedance	
	SELMS	Reset	
	TXD	Reset	
Slave	NSLP	Reset	
	CLK	Reset(High impedance)	
	RXD	High impedance	
	BUS	High impedance	

Figure 5-11. Low-Voltage Detection



After releasing the low-voltage reset mode, the logical value high is output to the BUS pin after a clock input of 33 periods. The TXD data is valid from the falling edge on the TXD pin.

Document Number: 002-10203 Rev. *H





5.4.4 Overcurrent Protection

The current in the transmitter output driver is limited to protect the transmitter against short-circuit to BAT or GND pins. See Table 5-14.

Master/Slave	Pin	Description
	TXD	Normal function
	NSLP	Normal function
Master	CLK	Normal function
	RXD	Normal function
	BUS	Output current limited by IBUS_LIM
	TXD	Normal function
	NSLP	Normal function
Slave	CLK	Normal function
	RXD	Normal function
	BUS	Output current limited by IBUS_LIM

Table 5-14. State Under Overcurrent Protection

5.4.5 Secondary Clock Master

The node that detects the wakeup event transmits the wakeup pulse on to the CXPI BUS. If the primary clock master cannot transmit the clock to the CXPI BUS due to failure, the wakeup pulse is retransmitted. If the clock is not transmitted to the CXPI BUS, each node detects the CXPI BUS error.

The secondary clock master may transmit the clock to the CXPI BUS instead of the primary clock master if it detects that the clock does not exist, for a certain period after it transitions from the Sleep mode.

■Operation sequence from master to slave

After setting the TXD input pin to high level and the CLK pin is high-impedance, set the transceiver to sleep mode by setting the NSLP pin to low level. After confirming no data receiving (the RXD pin is high level), set the SELMS pin from low level to high level. Table 5-15 shows the pin states just before the SELMS pin input signal change. See Figure 5-12 for an application example secondary clock master, and see Figure 5-13 for transition sequence from master to slave.

Pin	Pin State	Description
TXD	High	No data transmitting
CLK	High impedance	High level with external pull-up resistor.
NSLP	Low	Sleep mode
SELMS	Low to High	-
RXD	High	No data receiving
BUS	High	No wakeup signal receiving preferred



Figure 5-12. Application Example Secondary Clock Master





Figure 5-13. Transition Sequence from Master to Slave



Operation sequence from slave to master

After setting the TXD pin to high level and the CLK pin is high level, set the transceiver to the Sleep mode by setting NSLP tpin to low level. After confirming no data receiving (the CLK pin is high level), set the SELMS pin from high level to low level. See Table 5-16 and Figure 5-14.



Pin	Pin State	Description
TXD	High	No data transmitting
CLK	High impedance	No wakeup signal receiving
NSLP	Low	Sleep mode
SELMS	High to Low	-
RXD	High	-
BUS	High	No wakeup signal receiving preferred

Note: The pin states just before the SELMS input signal change.

Figure 5-14. Transition Sequence from Slave to Master

	NSLP=Low	Master
SELMS TXD=High		
TXD	CLK=High	
ськ	1	
NSLP Master node stops transmitting	1	
BUS		
RXD		

5.4.6 Arbitration

Transceivers arbitrate bit-by-bit. Arbitration in bytes is done in the MCU.

In the Normal mode, each node always compares the received bit from the CXPI BUS with the transmitted bit to the CXPI BUS. When the value of the bit is corresponding, the node may continuously transmit to the CXPI BUS. When the value of the bit is not corresponding, the loss of arbitration is detected, and the transmission of the bit after that shall discontinue. If the transmitting node detects the arbitration loss, it behaves as the receiving node. The data of each bit transmitted on the CXPI BUS performs arbitration from the start by the bit. Moreover, arbitration is targeted at the entire field of the frame. When two or more nodes begin transmitting at the same time, by arbitration only the node that transmits the highest priority frame can complete the transmission.

The MCU compares between the transmitted data (TXD) and received data (RXD). If the data difference is detected, MCU has to stop data transmission until finding IFS.

5.4.7 TXD Toggle

The TXD toggle is an operation in which the TXD pin is first raised to high level and then lowered to low level.

The toggle function of the transceiver initiates a TXD dominant check after the transition to the Normal mode. If the TXD pin is forced permanently low level by a hardware and/or software application failure, transceiver doesn't recognize the TXD pin as low level. See Figure 5-15 and Figure 5-16.

As a result, even if the TXD pin is stuck to low level, the BUS pin does not continue to output a logical value of 0 in normal mode. Therefore, even if the TXD pin is fixed to low level, it does not interfere with the communication of other devices on the BUS.

If the TXD pin is low level, the transmitter output driver remains disabled and is only enabled once the TXD pin goes high level.

A TXD toggle is required in the following cases.

- Data transmission after recovery from low-voltage reset. See Figure 5-17.
- Data transmission after recovery from thermal shutdown.
- □ First TXD data transmission in the Normal mode.
- □ First wake-up pulse transmission in sleep mode.



Figure 5-15. Normal Transmission Sequence of Master




Figure 5-16. TXD Toggle of Master after Transition to Normal mode





Figure 5-17. Slave TXD Toggle after Recovery from Low voltage State



5.4.8 Short-circuit from the TXD pin to ground.(failure detect)

In Normal mode, If the low level input to TXD pin continues for over 10Tbit, the low level TXD input after the 10th Tbit will not be output to the bus.



6. Absolute Maximum Ratings

Semiconductor devices may be permanently damaged by an application of stress (including, without limitation, voltage, current or temperature) in excess of the absolute maximum ratings. Do not exceed any of these ratings.

Deremetere	Symbol Conditions		Rating		Unit
Parameters	Symbol	Conditions	Min	Мах	Unit
Power supply voltage	VBAT	BAT pin	-0.3	40	V
	VNSLP	NSLP pin	-0.3	6.9	V
	VSELMS	SELMS pin	-0.3	18	V
Input voltage	V _{CLK}	CLK pin	-0.3	6.9	V
	Vtxd	TXD pin	-0.3	6.9	V
	Vrxd	RXD pin	-0.3	6.9	V
Output voltage	Vclk	CLK pin	-0.3	6.9	V
BUS pin voltage	VBUS	BUS pin	-40	40	V
BUS pin ESD	N.		-8	8	kV
(1.5 kΩ, 100 pF)	Vesdbus	BUS pin	¢		
BAT pin ESD	V _{ESDBAT}	BAT pin	-8	8	kV
(1.5 kΩ, 100 pF)	LODDA				
		NSLP pin			
505	Vesd	SELMS pin			
ESD		CLK pin	-2	2	kV
(1.5 kΩ, 100 pF)		TXD pin			
		RXD pin			
Storage temperature	Тѕтс	-	-55	150	°C
Maximum	T		-40	150	°C
junction temperature	Тјмах	-			5



7. Recommended Operating Conditions

Table 7-1. Recommended Condition

Parameters	Symbol	Conditions			Unit	
Falameters Symb		Conditions	Min	Тур		Max
Power supply voltage	VBAT	BAT pin [1]	5.3	-	18	V
Operating ambient temperature	T _A	-	-40	+25	+125	°C
BUS pin pull-up resistance	RMASTER	BUS pin (Master node : V _{SELMS} =0V)	900	1000	1100	Ω
RXD pin pull-up resistance	R _{RXD}	RXD pin	2.4	10	-	kΩ
CLK pin pull-up resistance	Rclk	CLK pin (V _{SELMS} =5V)	2.4	10	-	kΩ

Note:

[1]: (18 V < V_{BAT} \leq 27 V) less than 2 minutes.

WARNING:

- 1. The recommended operating conditions are required to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device operates under these conditions.
- 2. Any use of semiconductor devices will be under their recommended operating condition.
- 3. Operation under any conditions other than these conditions may adversely affect the reliability of the device and could result in device failure.
- 4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



8. Electrical Characteristics

Table 8-1. DC Characteristics

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C; All voltages are referenced to Pin 8 (GND); Positive currents flow into the IC; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit
			Normal mode V _{TXD} =5 V f _{CLK} =20 kHz, Duty 50%	-	1.4	2.9	mA
		BAT	Normal mode V _{TXD} =0 V f _{CLK} =20 kHz, Duty 50%	-	2.0	4.0	mA
	Іват		Sleep mode V _{BAT} =12 V V _{TXD} =5 V V _{SELMS} =5 V V _{BUS} = V _{BAT} T _A =25 °C	-	6	10	μΑ
Power supply current			Sleep mode $V_{BAT} = 12 V$ $V_{TXD} = 5 V$ $V_{SELMS} = 0 V$ $V_{BUS} = V_{BAT}$ $T_A = 25 °C$	-	16	-	μA
			Sleep mode V _{BAT} =12 V V _{TXD} =5 V V _{SELMS} =5 V V _{BUS} = V _{BAT}	-	-	50	μΑ
			Sleep mode V _{BAT} =12 V V _{TXD} =5 V V _{SELMS} =0 V V _{BUS} = V _{BAT}	-	-	60	μΑ
BUS pin pull-up resistance	RBUSpu	BUS	-	20	30	47	kΩ
BUS short circuit current	I _{BUS_LIM}	BUS	V _{BUS} =18 V	40	-	200	mA



Parameters	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit
BUS input leak current (HIGH)	BUS_PAS_rec	BUS	V _{BUS} =18 V V _{BAT} =5.3 V V _{TXD} =5 V T _A =25 °C	-	-	20	μA
BUS input leak current (LOW)	IBUS_PAS_dom	BUS	V _{BUS} =0 V V _{BAT} =12 V V _{TXD} =5 V	-1	-	-	mA
loss of ground BUS leak current	Ibus_no_gnd	BUS	V _{BAT} =GND=18 V V _{BUS} =0 V	-1	-	1	mA
loss of battery BUS leak current	IBUS_NO_BAT	BUS	V _{BAT} =0 V V _{BUS} =18 V T _A =25 °C	-	-	30	μA
BUS drop voltage	VBUSDR	BUS	V _{BAT} =13.5 V I _{BUSsource} =-100 µA	2.4	-	5.7	V
	V_{O_dom}	BUS	V _{TXD} =0 V V _{BAT} =7 V BUS pull-up resistance= 500 Ω	-	-	1.4	V
BUS low level output voltage	V_{O_dom}	BUS	V _{TXD} =0 V V _{BAT} =18 V BUS pull-up resistance= 500 Ω	-	-	2	V
Receiver low level threshold voltage	V _{BUSdom}	BUS	V _{BAT} =12V, T _A =25 °C	-	-	0.423 V _{BAT}	V
Receiver high level threshold voltage	VBUSrec	BUS	V _{BAT} =12V, T _A =25 °C	0.556 V _{BAT}	-	-	V
Receiver hysteresis voltage	V _{HYS}	BUS	V _{BAT} =12V, T _A =25°C	-	-	0.133 V _{BAT}	V
Low level power-on reset threshold voltage	VPOR_L	BAT	-	3.1	3.8	4.7	V
High level power-on reset threshold voltage	VPOR_H	BAT	-	3.3	4.1	4.9	V
power-on reset hysteresis voltage	VPOR_HYS	BAT	-	0.2	0.3	0.5	V
Temperature shutdown threshold	T _{SD_H}	-	[2]	156	165	174	°C
Temperature shutdown release threshold	T _{SD_L}	-	[2]	151	159	168	°C

Notes:

[1]: (18 V < V_{BAT} \leq 27 V) less than 2 minutes.

[2]: Guaranteed by design.



Table 8-2. DC Characteristics CLK Pin

(If SELMS = 5 V, this pin operates as Open Drain Output Pin. If SELMS = 0 V, this pin operates as an input pin).

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C; all voltages are referenced to Pin 8 (GND). Positive current flow into the IC; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit
High level input voltage	Vih_clk	CLK	V _{SELMS} = 0 V	2	-	6	V
Low level input voltage	Vil_clk	CLK	V _{SELMS} = 0 V	-0.3	-	0.8	V
Hysteresis range of input voltage	Vhys_clk	CLK	V _{SELMS} = 0 V	0.03	-	0.5	V
Low level output voltage			I _{CLK} = 2.2 mA	-	_	0.6	V
	_		V _{SELMS} = 5 V				
Low level current	Iol_clk	CLK	V _{SELMS} = 5 V,	1.3	3	-	mA
			V _{CLK} = 0.4 V				
High level leak current	IILH CLK	CLK	V _{SELMS} = 5 V	-3	-	3	μA
			V _{CLK} = 5 V			-	L
	lill_clk	CLK	V _{SELMS} = 5 V	-3	-	3	μA
Low level leak current			V _{CLK} = 0 V	0		5	P., ,

Note:

[1]: (18 V < $V_{BAT} \le 27$ V) less than 2 minutes.

Table 8-3. DC Characteristics NSLP Pin

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C; all voltages are referenced to Pin 8 (GND). Positive current flow into the IC; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Мах	Unit
High level input voltage	VIH_NSLP	NSLP	-	2	-	6	V
Low level input voltage	VIL_NSLP	NSLP	-	-0.3	-	0.8	V
Hysteresis range of input voltage	VHYS_NSLP	NSLP	-	0.03	-	0.5	V
Internal pull-down resistance		NSLP	V _{NSLP} = 5 V	100	250	650	kΩ
Low level leak current	IILL_NSLP	NSLP	V _{NSLP} = 0 V	-3	-	3	μA

Note:

[1]: (18 V < V_{BAT} \le 27 V) less than 2 minutes.



Table 8-4. TXD Pin

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C; all voltages are referenced to Pin 8 (GND). Positive current flow into the IC; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit
High level input voltage	VIH_TXD	TXD	-	2	-	6	V
Low level input voltage	VIL_TXD	TXD	-	-0.3	-	0.8	V
Hysteresis range of input voltage	VHYS_TXD	TXD	-	0.03	-	0.5	V
Internal pull-up resistance	Rpu_txd	TXD	V _{TXD} = 0 V	50	125	325	kΩ
High level leak current	I _{ILH_TXD}	TXD	V _{TXD} = 5 V	-3	-	3	μA

Note:

[1]: (18V < $V_{\text{BAT}} \leq$ 27V) less than 2 minutes.

Table 8-5. SELMS Pin

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C; all voltages are referenced to Pin 8 (GND). Positive current flow into the IC; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit
High level input voltage	VIH_SELMS	SELMS	-	2	-	6	V
Low level input voltage	VIL_SELMS	SELMS	-	-0.3	-	0.8	V
Hysteresis range of input voltage	VHYS_SELMS	SELMS	-	0.03	-	0.5	V
Internal pull-up resistance	Rpu_selms	SELMS	V _{SELMS} = 0 V	200	500	1300	kΩ
High level leak current	IILH_SELMS	SELMS	V _{SELMS} = 5 V	-3	-	3	μA

Note:

[1]: (18 V < V_{BAT} \le 27 V) less than 2 minutes.



Table 8-6. RXD Pin (Open Drain Output)

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C; all voltages are referenced to Pin 8 (GND). Positive current flow into the IC; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit
Low level output voltage	Vol_rxd	RXD	I _{RXD} = 2.2 mA	-	-	0.6	V
Low level current	Iol_rxd	RXD	RXD = 0.4 V	1.3	3	-	mA
High level leak current	Iolh_RXD	RXD	RXD = 5 V	-3	-	3	μA
Low level leak current	Ioll_rxd	RXD	RXD = 0 V	-3	-	3	μA

Note:

[1]: (18 V < V_{BAT} \leq 27 V) less than 2 minutes.

Table 8-7. AC Characteristics

 V_{BAT} = 5.3 V~27 V^[1], T_A = -40~125 °C BUS Load 1 k Ω /1 nF; unless otherwise specified.

Parameters	Symbol	Pin Name	Conditions	Min	Тур	Мах	Unit
Bitrate (see Figure 8-1)	TBUAD	BUS	V _{TH} (BUS) ^[3] = 0.5V _{BAT}	2.4	-	20	kbps
Mode transition time (Sleep to Normal or Normal to Sleep.) (see Figure 8-2)	T _{MODE_CHG}	NSLP	V _{TH} (5 V) ^[4] = 50%	-	-	1	ms
NSLP wait time (see Figure 8-3)	Tslp_wt	CLK NSLP	V _{TH} (5 V) ^[4] = 50%	100	-	-	μs
Minimum sleep time (see Figure 8-4)	Tslp_mn	NSLP	-	1	-	-	ms
Driver boot time under sleep mode. ^[2] (see Figure 8-5)	T _{txd_bt}	TXD	V _{BUT} = 7V~27V V _{NSLP} = 0 V V _{SELMS} = 5 V V _{TH} (5 V) ^[4] =50% V _{TH} (BUS) ^[3] =0.3V _{BAT}	-	-	66	μs
CLK transmission delay time (see Figure 8-6)	Tclk_pd	CLK	$V_{NSLP} = 5 V$ $V_{SELMS} = 0 V$ $CLK=input clock$ $V_{TXD} = 5 V$ $V_{TH}(5 V)^{[4]} = 50\%$ $V_{TH}(BUS)^{[3]} = 0.3 V_{BAT}$	-	-	0.9	Tbit ^[5]





Parameters	Symbol	Pin Name	Conditions	Min	Тур	Мах	Unit
Time of Low level of logic value '1' (see Figure 8-7)	Ttx_1_lo_rec	BUS	$V_{NSLP} = 5 V$ $V_{SELMS} = 0 V$ $CLK=input clock$ $V_{TXD} = 5 V$ $V_{TH}(BUS)^{[3]} = 0.7V_{BAT}$	-	-	0.39Tbit +0.6т	-
Time of Low level of logic value '1' (see Figure 8-7)	Ttx_1_lo_dom	BUS	$V_{NSLP} = 5 V$ $V_{SELMS} = 0 V$ $CLK=input clock$ $V_{TXD} = 5 V$ $V_{TH}(BUS)^{[3]} = 0.3 V_{BAT}$	0.11	-	-	Tbit
Time of Low level of logic value '0' (see Figure 8-7)	T _{tx_0_lo_rec}	BUS	V _{NSLP} = 5 V V _{TXD} = 0 V V _{TH} (BUS) ^[3] = 0.7 V _{BAT}	T _{tx_1_lo_rec} +0.06Tbit	-	-	-
Time of Low level of logic value '0' (see Figure 8-7)	T _{tx_0_lo_dom}	BUS	V _{NSLP} = 5 V V _{TXD} =0 V V _{TH} (BUS) ^[3] = 0.3 V _{BAT}	T _{tx_1_lo_dom} +0.06Tbit	-	-	-
High level time at receiving node. (see Figure 8-7)	T _{tx_0_hi}	BUS	$V_{NSLP} = 5 V$ $V_{TXD} = 0 V$ $V_{TH}(BUS)^{[3]} = 0.556$ V_{BAT}	0.06	-	-	Tbit
Receiver delay time (see Figure 8-8)	Trxd_pd	RXD	$V_{NSLP} = 5 V$ $V_{TH}(BUS)^{[3]} =$ VBUSdom	-	-	1.0	Tbit
Delay time of transmission if logic value '0'. (see Figure 8-9)	T _{TXD_PD}	TXD	V _{NSLP} = 5 V Vтн(BUS) ^[3] =0.3 V _{BAT}	-	-	2.0	Tbit
Input clock duty	TICLK_DY	CLK	V _{SELMS} = 0 V V _{TH} (5 V) ^[4] = 50%	30	-	70	%
Output clock duty ^[6]	T _{OCLK_DY}	CLK	V _{SELMS} = 5 V Vтн(5 V) ^[4] = 50%	14	-	50	%
Wakeup pulse filter constant(Master) ^[7] (see Figure 8-10)	T _{rx_wakeup_mast} er	BUS	V _{NSLP} = 0 V V _{SELMS} = 0 V V _{TH} (BUS) ^[3] =42.3%	30	-	150	μs



Parameters	Symbol	Pin Name	Conditions	Min	Тур	Мах	Unit
Wakeup pulse filter constant(Slave) ^[7] (see Figure 8-10)	Trx_wakeup_slave	BUS	V _{NSLP} = 0 V V _{SELMS} = 5 V V _{TH} (BUS) ^[3] = 42.3%	0.5	-	5	μs
Time of bus slope from minimum (see Figure 8-7)	T _{tx_1_dom_m}	BUS	V _{NSLP} = 5 V V _{SELMS} = 0 V V _{BAT} = 7V V _{TH} (BUS) ^[3] = 0.3 V _{BAT}	-	-	0.16	Tbit
Recessive level of logical value '0'.	V_rec_0	BUS	V _{NSLP} = 5 V	0.93	-	-	V_rec_1

Notes:

[1]: (18 V < V_{BAT} \leq 27 V) less than 2 minutes. RXD pin load: 20 pF.

[2]: CXPI BUS load (Figure 8-11) : 10 nF/500 Ω.

[3]: $V_{TH}(BUS)$: threshold of BUS pin.

[4]: V_{TH}(5 V) : threshold of NSLP,CLK,TXD,SELMS,RXD pins.

[5]: Tbit stands for 1bit time.(Figure 8-1)

[6]: logic '0/1' threshold clock.

[7]: Pulse widths greater than Max are output to RXD, pulse widths less than Min are excluded.

Figure 8-1. Definition of Tbit




Figure 8-2. Mode Transition Time

NSLP	
BUS	 High level
RXD	 High level

Г



Figure 8-3. NSLP Wait Time




Figure 8-4. Minimum Sleep Time




Figure 8-5. Driver Boot Time Under Sleep Mode




Figure 8-6. CLK Transmission Delay Time






Figure 8-7. Logic Low and High CXPI BUS Waveform




Figure 8-8. Receiver Delay Time






Figure 8-9. Logic Low Transmission Delay Time




Figure 8-10. Wakeup Pulse Waveform







Figure 8-11. CXPI BUS Load Connection





9. Ordering Information

Part Number	Package
S6BT112A01SSBB002	8-pin 150-mil SOIC Tape and Reel (SOA008)
S6BT112A02SSBB002	8-pin 150-mil SOIC Tape and Reel (SOA008)

_ _ _

10. Package Dimensions

Package	е Туре			Package Code	
SOP	8			SOA 008	
	2X [_]0.		$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \end{array} \end{array} \end{array} \\ \begin{array}{c} \begin{array}{c} \end{array} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \end{array} \\ \begin{array}{c} \end{array} \end{array} \\ \begin{array}{c} \end{array} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \end{array} \\ \begin{array}{c} \end{array} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \end{array} \\ \begin{array}{c} \end{array} \end{array} \\ $	▲ ▲ □0.10 C A-B 2X A □ 0 B □ 5 E B □ 6.20 C 0.20 C 0.10 C A □ 0 C 0.20 C 0.10 C A □ 0 C 0.20 C 0.10 C C 0.20 C 0.10 C C 0 C 0 C 0 C 0 C 0 C 0 C 0	
		01 (4)		WITH PLATING R MIN. CAUGE PLANE SEATING PLANE L L2 BASE METAL	$c = \frac{c}{\Delta}$
SYMBOL	MIN	DIMENSIO	DNS	NOTES: 1. ALL DIMENSIONS ARE IN MILLI	METERS
	MIN.	DIMENSIO NOM.	MAX.	NOTES: 1. ALL DIMENSIONS ARE IN MILLII 2. DIMENSIONING AND TOLERAN	
A	-	DIMENSIO NOM.	DNS MAX. 1.75	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
A A1	- 0.10	DIMENSIO	MAX. 1.75 0.25	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN MILDENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E1 DOES NOT	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. DR GATE BURRS SHALL NOT EXCEED 0.15 mm PER F INCLUDE INTERLEAD FLASH OR PROTRUSION.
A A1 A2	- 0.10 1.32	DIMENSIO NOM. - - -	MAX. 1.75 0.25	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS (END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRU	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. DR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE.
A A1 A2 b	- 0.10 1.32 0.31	DIMENSIO	MAX. 1.75 0.25 - 0.51	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS (END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRU D AND E1 DIMENSIONS ARE DE ATHE PACKAGE TOP MAY BE SN	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. ALLLER THAN THE PACKAGE BOTTOM. DIMENSIONS
A A1 A2 b b1	- 0.10 1.32 0.31 0.28	DIMENSIO NOM. - - - - -	MAX. 1.75 0.25 - 0.51 0.48	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER I INCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. TERMINED AT DATUM H. JALLER THAN THE PACKAGE BOTTOM. DIMENSIONS I THE OUTMOST EXTREMES OF THE PLASTIC BODY
A A1 A2 b b1 c	- 0.10 1.32 0.31 0.28 0.17	DIMENSIO NOM. - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS (END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRU D AND E1 DIMENSIONS ARE DE D AND E1 DIMENSIONS ARE DE D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH. T FLASH, BUT INCLUSIVE OF ANT	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. ALLLER THAN THE PACKAGE BOTTOM. DIMENSIONS
A A1 A2 b b1 c c1	- 0.10 1.32 0.31 0.28 0.17 0.17	DIMENSIO NOM. - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN ▲ DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRI D AND E1 DIMENSIONS ARE DE ▲ THE PACKAGE TOP MAY BE SN D AND E1 ARE DETERMINED A EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF ANY THE PLASTIC BODY.	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. DR GATE BURRS SHALL NOT EXCEED 0.15 mm PER I INCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. MALLER THAN THE PACKAGE BOTTOM. DIMENSIONS I THE OUTMOST EXTREMES OF THE PLASTIC BODY IE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF
A A1 A2 b b1 c c1 D	- 0.10 1.32 0.31 0.28 0.17 0.17 4	DIMENSIO NOM. - - - - - - - - - - - - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. DR GATE BURRS SHALL NOT EXCEED 0.15 mm PER I INCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. MALLER THAN THE PACKAGE BOTTOM. DIMENSIONS I THE OUTMOST EXTREMES OF THE PLASTIC BODY IE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF
A A1 A2 b b1 c c1 D E	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6	DIMENSIO NOM. - - - - - - - - - - - - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25	 ALL DIMENSIONS ARE IN MILLI DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRU D AND E1 DIMENSIONS ARE DE ATHE PACKAGE TOP MAY BE SN D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH. T FLASH, BUT INCLUSIVE OF AN' THE PLASTIC BODY. DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. 	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER I INCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. AULLER THAN THE PACKAGE BOTTOM. DIMENSIONS I THE OUTMOST EXTREMES OF THE PLASTIC BODY IE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED
A A1 A2 b b1 c c1 D	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3	DIMENSIO NOM. - - - - - - - - - - - - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25	 ALL DIMENSIONS ARE IN MILLI DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRU D AND E1 DIMENSIONS ARE DE ATHE PACKAGE TOP MAY BE SN D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH. T FLASH, BUT INCLUSIVE OF AN' THE PLASTIC BODY. DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. 	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER I INCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. TERMINED AT DATUM H. MALLER THAN THE PACKAGE BOTTOM. DIMENSIONS I THE OUTMOST EXTREMES OF THE PLASTIC BODY IE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H.
A A1 A2 b b1 c c1 C C C1 E E E1 e	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3	DIMENSIO NOM. - - - - - - - - - - - - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS (END, DIMENSION E 1 DOES NOT INTERLEAD FLASH OR PROTRUSIONS (D AND E1 DIMENSIONS ARE DE AND E1 DIMENSIONS ARE DE AND E1 DIMENSIONS ARE DE AND E1 ARE DETERMINED A' EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF AN' THE PACKAGE LOP MAY BE SN D AND E1 ARE DETERMINED A' EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF AN' THE PLASTIC BODY. D ATUMS A AND B TO BE DETEI 6. 'N' IS THE MAXIMUM NUMBER PACKAGE LENGTH. A THE DIMENSIONS APPLY TO T 0.25 mm FROM THE LEAD TIP. DIMENSION 'b' DOES NOT INC	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. AULLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED HE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO CLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
A A1 A2 b b1 c c1 C C C1 E E E E E L	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40	DIMENSIO NOM.	MAX. 1.75 0.25 - 0.51 0.48 0.25	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN ▲ DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRI D AND E1 DIMENSIONS ARE DE ▲ THE PACKAGE TOP MAY BE SN D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF ANT THE PACKAGE LOP MAY BE SN D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF ANT THE PLASTIC BODY. ▲ DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. ▲ THE DIMENSIONS APPLY TO T 0.25 mm FROM THE LEAD TIP. ▲ DIMENSION "b" DOES NOT INC PROTRUSION SHALL BE 0.10 m	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. AULLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY IE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED HE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO SLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR mm TOTAL IN EXCESS OF THE "b" DIMENSION AT
A A1 A2 b b1 c c1 D E E E1 e L L	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40	DIMENSIO NOM.	MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSIONING AND TOLERAN ▲ DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E1 DOES NOT INTERLEAD FLASH OR PROTRI D AND E1 DIMENSIONS ARE DE ▲ THE PACKAGE TOP MAY BE SN D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF ANT THE PACKAGE LOP MAY BE SN D AND E1 ARE DETERMINED AT EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF ANT THE PLASTIC BODY. ▲ DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. ▲ THE DIMENSIONS APPLY TO T 0.25 mm FROM THE LEAD TIP. ▲ DIMENSION "b" DOES NOT INC PROTRUSION SHALL BE 0.10 m	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. TEREMINED AT DATUM H. MALLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED 'HE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO SLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR nm TOTAL IN EXCESS OF THE "b" DIMENSION AT ON. THE DAMBAR CANNOT BE LOCATED ON THE
A A1 A2 b b1 c c1 C C C1 E E E E E L	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40	DIMENSIO NOM.	MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS C END. DIMENSION E 1 DOES NOT INTERLEAD FLASH OR PROTRUSIONS D AND E1 DIMENSIONS ARE DE AND E1 DIMENSIONS ARE DE THE PACKAGE TOP MAY BE SN D AND E1 ARE DETERMINED A' EXCLUSIVE OF MOLD FLASH. T FLASH, BUT INCLUSIVE OF AN' THE PLASTIC BODY. DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. DIMENSION SAPPLY TO T 0.25 mm FROM THE LEAD TIP. DIMENSION 'B' DOES NOT INC PROTRUSION SHALL BE 0.10 m MAXIMUM MATERIAL CONDITIC LOWER RADIUS OF THE LEAD THIS CHAMFER FEATURE IS O	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. AULLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO SLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR nm TOTAL IN EXCESS OF THE "b" DIMENSION AT ON. THE DAMBAR CANNOT BE LOCATED ON THE FOOT.
A A1 A2 b b1 c c1 D E E E1 e L L	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40	DIMENSIO NOM. - - - - - - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI 4. DIMENSION D DOES NOT INCLI 6. DIMENSION D DOES NOT INCLI 6. DIMENSION E1 DOES NOT 1. INTERLEAD FLASH OR PROTRUSIONS G 6. DIMENSIONS ARE DE 4. DAND E1 DIMENSIONS AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER 7. PACKAGE LENGTH. 4. DIMENSION "b" DOES NOT INCO 7. DIMENSION "b" DOES NOT INCO 7. DIMENSION "B" DOES NOT INCO 7. MAXIMUM MATERIAL CONDITIC 4. DOWER RADIUS OF THE LEAD 4. THIS CHAMFER FEATURE IS O 1. DENTIFIER MUST BE LOCATE	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. TERMINED AT DATUM H. MALLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO CLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR mm TOTAL IN EXCESS OF THE 'b' DIMENSION AT DN. THE DAMBAR CANNOT BE LOCATED ON THE FOOT. PITONAL IF IT IS NOT PRESENT, THEN A PIN 1 D WITHIN THE INDEX AREA INDICATED.
A A1 A2 b b1 c c1 C C c1 D E E E E E L L L L L 2	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40	DIMENSIO NOM. - - - - - - - - - - - - -	MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI 4. DIMENSION D DOES NOT INCLI 6. DIMENSION D DOES NOT INCLI 6. DIMENSION E1 DOES NOT 1. INTERLEAD FLASH OR PROTRUSIONS G 6. DIMENSIONS ARE DE 4. DAND E1 DIMENSIONS AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER 7. PACKAGE LENGTH. 4. DIMENSION "b" DOES NOT INCO 7. DIMENSION "b" DOES NOT INCO 7. DIMENSION "B" DOES NOT INCO 7. MAXIMUM MATERIAL CONDITIC 4. DOWER RADIUS OF THE LEAD 4. THIS CHAMFER FEATURE IS O 1. DENTIFIER MUST BE LOCATE	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. AULLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED HE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO SLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR nm TOTAL IN EXCESS OF THE "b" DIMENSION AT DN. THE DAMBAR CANNOT BE LOCATED ON THE FOOT. PTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 D WITHIN THE INDEX AREA INDICATED. E WITHIN 0.10 mm AS MEASURED FROM THE
A A1 A2 b b1 c c1 C C c1 E E E E L L L L L L L L L L N	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40 1 0.40	DIMENSIO NOM. - - - - - - - - - - - - -	NS MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23 0.23 0.23	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS G END. DIMENSION D DOES NOT INCLI DAND FLASH OR PROTRUSIONS G END. DIMENSION E 1 DOES NOT INTERLEAD FLASH OR PROTRU D AND E 1 DIMENSIONS ARE DE THE PACKAGE TOP MAY BE SN D AND E 1 DIMENSIONS ARE DE THE PACKAGE TOP MAY BE SN D AND E 1 ARE DETERMINED A' EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF AN' THE PLASTIC BODY. DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. DIMENSION SAPLY TO T 0.25 mm FROM THE LEAD TIP. DIMENSION "b" DOES NOT INC PROTRUSION SHALL BE 0.10 r MAXIMUM MATERIAL CONDITIN LOWER RADIUS OF THE LEAD DIMENSION THE LEAD THE LEAD THIS CHAMFER FEATURE IS Q IDENTIFIER MUST BE LOCATE 10. LEAD COPLANARITY SHALL B	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. TERMINED AT DATUM H. MALLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO CLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR mm TOTAL IN EXCESS OF THE 'b' DIMENSION AT DN. THE DAMBAR CANNOT BE LOCATED ON THE FOOT. PITONAL IF IT IS NOT PRESENT, THEN A PIN 1 D WITHIN THE INDEX AREA INDICATED.
A A1 A2 b b1 c c1 C C c1 E E E E L L L L L L L L L L L L L L L	- 0.10 1.32 0.31 0.28 0.17 0.17 4 6 3 3 1 0.40 1 0.40	DIMENSIO NOM. - - - - - - - - - - - - -	NS MAX. 1.75 0.25 - 0.51 0.48 0.25 0.23 0.23 0.23 0.89	1. ALL DIMENSIONS ARE IN MILLI 2. DIMENSION D DOES NOT INCLI MOLD FLASH, PROTRUSIONS G END. DIMENSION D DOES NOT INCLI DAND FLASH OR PROTRUSIONS G END. DIMENSION E 1 DOES NOT INTERLEAD FLASH OR PROTRU D AND E 1 DIMENSIONS ARE DE THE PACKAGE TOP MAY BE SN D AND E 1 DIMENSIONS ARE DE THE PACKAGE TOP MAY BE SN D AND E 1 ARE DETERMINED A' EXCLUSIVE OF MOLD FLASH, T FLASH, BUT INCLUSIVE OF AN' THE PLASTIC BODY. DATUMS A AND B TO BE DETEI 6. "N" IS THE MAXIMUM NUMBER PACKAGE LENGTH. DIMENSION SAPLY TO T 0.25 mm FROM THE LEAD TIP. DIMENSION "b" DOES NOT INC PROTRUSION SHALL BE 0.10 r MAXIMUM MATERIAL CONDITIN LOWER RADIUS OF THE LEAD DIMENSION THE LEAD THE LEAD THIS CHAMFER FEATURE IS Q IDENTIFIER MUST BE LOCATE 10. LEAD COPLANARITY SHALL B	CING PER ASME Y14.5M - 1994. UDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER FINCLUDE INTERLEAD FLASH OR PROTRUSION. JSION SHALL NOT EXCEED 0.25 mm PER SIDE. ETERMINED AT DATUM H. AULLER THAN THE PACKAGE BOTTOM. DIMENSIONS T THE OUTMOST EXTREMES OF THE PLASTIC BODY TE BAR BURRS, GATE BURRS AND INTERLEAD Y MISMATCH BETWEEN THE TOP AND BOTTOM OF RMINED AT DATUM H. OF TERMINAL POSITIONS FOR THE SPECIFIED HE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO SLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR nm TOTAL IN EXCESS OF THE "b" DIMENSION AT DN. THE DAMBAR CANNOT BE LOCATED ON THE FOOT. PTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 D WITHIN THE INDEX AREA INDICATED. E WITHIN 0.10 mm AS MEASURED FROM THE



Document History

Document Title: S6BT112A01/S6BT112A02 ASSP CXPI Transceiver IC for Automotive Network Document Number: 002-10203

Document Number: 002-10203				
Revision	ECN	Submission Date	Description of Change	
**	5046456	12/11/2015	Initial release New Spec.	
*A	5208207	04/06/2016	Revised the sentence style of the cover page Changed all section 5 for easy to understand. Changed figure of application. Changed Figure 4-1 and Figure 5-1. Removed "Driver recovery time when over-temperature detection is released."	
*B	5528948	11/24/2016	Changed figure of application. Changed Figure 4-1 Block Diagram Changed Figure 5-12 Application example Secondary clock master Added the conditions of V _{BUSdom} /V _{BUSrec} / V _{HYS} /T _{tx_1_dom_m} . Removed the prameter of Receiver center level voltage (V _{BUS_CNT}). Changed Figure 8-11 CXPI BUS Load Connection Changed Ordering Information. Changed Package Dimensions.	
*C	5547736	12/09/2016	Updated Introduction. Updated Note [3] (Page 8). Updated 5.2 Master Node. Updated 5.2.2 Sleep Mode.	
*D	5757034	06/20/2017	Changed figure of 1. Applications Changed Figure 5-12 Application example Secondary Clock Master	
*E	6397891	12/04/2018	Changed SOA 008 figure in Package Demensions	
*F	6748976	12/23/2019	Added recommendation when stopping clock (Page 9). Corrected Figure 5-2, 5-3, 5-5, 5-6, 5-7, 5-10, 5-11, 5-13, 5-14 Changed Table 5-5 to Table 5-9, 20 kbps to 19.2 kbps. Added explanation (Page 10, 13). Added max. value for IBAT at Sleep mode, SELMS=5V, and TA=25 °C (Page 23). Changed max. value of T_{TXD_BT} to 66 (Page 27). Changed max. value of $T_{tx1_lo_rec}$ to 0.39Tbit+0.6T (Page 28). Changed max. value of T_{RXD_PD} to 1.0 (Page 28). Changed max. value of T_{TXD_PD} to 2.0 (Page 28).	



Document Title: S6BT112A01/S6BT112A02 ASSP CXPI Transceiver IC for Automotive Network Document Number: 002-10203				
Revision	ECN	Submission Date	Description of Change	
*G	6906561	06/28/2020	Updated Introduction. Updated Features. Added title of Figure 1-1 and Figure 1-2. Changed NSLP pin description of Table 3-1. Updated block diagram of figure 4-1. Updated State Transition Diagram of Figure 5-1 and Notes. Updated 5.2 Master Node. Updated 5.3 Slave Node. Updated 5.4 Common functions. Updated style of 7 Recommended Operating Conditions. Updated style of 8 Electrical Characteristics. Added conditons of $I_{0L_{CLK}}$; $V_{CLK} = 0.4 V$. Added conditons of $I_{1LH_{CLK}}$; $V_{CLK} = 5 V$. Added conditons of $I_{1LL_{CLK}}$; $V_{CLK} = 0 V$.	
*H	7097866	03/03/2021	Added ISO compliance in the Features. Updated the Short-circuit from the TXD pin to ground.(failure detect) in 5.4.8.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2015-2021. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.