

# 2-Mbit (256 K × 8) Serial (SPI) F-RAM

#### **Features**

- 2-Mbit ferroelectric random access memory (F-RAM) logically organized as 256 K × 8
  - ☐ High-endurance 100 trillion (10<sup>14</sup>) read/writes
  - 151-year data retention (see the Data Retention and Endurance table)
  - □ NoDelay<sup>™</sup> writes
  - □ Advanced high-reliability ferroelectric process
- Very fast SPI
  - □ Up to 40-MHz frequency
  - □ Direct hardware replacement for serial flash and EEPROM
  - □ Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
  - ☐ Hardware protection using the Write Protect (WP) pin
  - □ Software protection using Write Disable instruction
  - □ Software block protection for 1/4, 1/2, or entire array
- Device ID
  - ☐ Manufacturer ID and Product ID
- Low power consumption
  - □ 800 µA active current at 1 MHz
  - □ 100 µA (typ) standby current
  - □ 3 µA sleep mode current
- Low-voltage operation: V<sub>DD</sub> = 2.0 V to 3.6 V
- Industrial temperature: -40 °C to +85 °C
- Packages
  - □ 8-pin small outline integrated circuit (SOIC) package
  - □ 8-pin dual flat no leads (DFN) package
- Restriction of hazardous substances (RoHS) compliant

#### **Functional Overview**

The FM25V20A is a 2-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.


Unlike serial flash and EEPROM, the FM25V20A performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. The FM25V20A is capable of supporting 10<sup>14</sup> read/write cycles, or 100 million times more write cycles than EEPROM.

These capabilities make the FM25V20A ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The FM25V20A provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The FM25V20A uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an industrial temperature range of -40 °C to +85 °C.

For a complete list of related documentation, click here.

# **Logic Block Diagram**





## **Contents**

Pin Definitions	3
Overview	4
Memory Architecture	
Serial Peripheral Interface – SPI Bus	
SPI Overview	4
SPI Modes	
Power Up to First Access	5
Command Structure	6
WREN - Set Write Enable Latch	6
WRDI - Reset Write Enable Latch	6
Status Register and Write Protection	7
RDSR - Read Status Register	7
WRSR - Write Status Register	8
Memory Operation	9
Write Operation	9
Read Operation	9
Fast Read Operation	
Sleep Mode	10
Device ID	
Endurance	
Maximum Ratings	12

Operating Range	12
DC Electrical Characteristics	12
Data Retention and Endurance	13
Capacitance	13
Thermal Resistance	13
AC Test Conditions	
AC Switching Characteristics	14
Power Cycle Timing	15
Ordering Information	
Ordering Code Definitions	
Package Diagrams	17
Acronyms	19
Document Conventions	
Units of Measure	
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	21
PSoC® Solutions	21
Cypress Developer Community	21
Technical Support	21



## **Pinouts**

Figure 1. 8-pin SOIC Pinout





Figure 2. 8-pin DFN Pinout



# **Pin Definitions**

Pin Name	I/O Type	Description
CS	Input	<b>Chip Select</b> . This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on CS must occur before every opcode.
SCK	Input	<b>Serial Clock</b> . All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 40 MHz and may be interrupted at any time.
SI <sup>[1]</sup>	Input	<b>Serial Input</b> . All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications.
SO <sup>[1]</sup>	Output	<b>Serial Output</b> . This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock.
WP	Input	<b>Write Protect</b> . This Active LOW pin prevents write operation to the Status Register when WPEN is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided in Status Register and Write Protection on page 7. This pin must be tied to V <sub>DD</sub> if not used.
DNU	Do Not Use	<b>Do Not Use</b> . Either leave this pin floating (not connected on the board) or tie to V <sub>DD</sub> .
V <sub>SS</sub>	Power Supply	Ground for the device. Must be connected to the ground of the system.
V <sub>DD</sub>	Power Supply	Power supply input to the device.
EXPOSED PAD	No Connect	The EXPOSED PAD on the bottom of 8-pin DFN package is not connected to the die. The EXPOSED PAD should not be soldered on the PCB.

#### Note

Document Number: 001-90261 Rev. \*I Page 3 of 21

<sup>1.</sup> SI may be connected to SO for a single pin data interface.



#### Overview

The FM25V20A is a serial F-RAM memory. The memory array is logically organized as 262,144  $\times$  8 bits and is accessed using an industry-standard SPI bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the FM25V20A and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

### **Memory Architecture**

When accessing the FM25V20A, the user addresses 256K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper 6 bits of the address range are 'don't care' values. The complete address of 18 bits specifies each byte address uniquely.

Most functions of the FM25V20A are either controlled by the SPI interface or handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

#### Serial Peripheral Interface - SPI Bus

The FM25V20A is a SPI slave device and operates at speeds up to 40 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25V20A operates in SPI Mode 0 and 3.

### **SPI Overview**

The SPI is a four-pin interface with Chip Select (CS), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the CS pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after CS goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After  $\overline{CS}$  is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The  $\overline{CS}$  must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

#### SPI Master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the CS pin. All of the operations must be initiated by the master activating a slave device by pulling the CS pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

#### SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM25V20A operates as an SPI slave and may share the SPI bus with other SPI slave devices.

### Chip Select (CS)

To select any <u>slave</u> device, the master needs to pull down the corresponding  $\overline{CS}$  pin. Any instruction can be issued to a slave device only while the  $\overline{CS}$  pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

**Note** A new instruction must begin with the falling edge of CS. Therefore, only one opcode can be issued for each active Chip Select cycle.

#### Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after  $\overline{CS}$  goes LOW.

The FM25V20A enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

#### Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM25V20A has two separate pins for SI and SO, which can be connected with the master as shown in Figure 3.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the  $\overline{\text{WP}}$  pin. Figure 4 shows such a configuration, which uses only three pins.

Document Number: 001-90261 Rev. \*I Page 4 of 21



#### Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant bit (MSB). This is valid for both address and data transmission.

The 2-Mbit serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 18 bits, the first six bits, which are fed in are ignored by the device. Although these six bits are 'don't care', Cypress recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

#### Serial Opcode

After the slave device is selected with CS going LOW, the first byte received is treated as the opcode for the intended operation. FM25V20A uses the standard opcodes for memory accesses.

#### Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any <u>additional</u> serial data on the SI pin until the next falling edge of  $\overline{CS}$ , and the SO pin remains tristated.

#### Status Register

FM25V20A has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 7.

Figure 3. System Configuration with SPI Port





Figure 4. System Configuration without SPI Port



#### **SPI Modes**

FM25V20A may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after  $\overline{\text{CS}}$  goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.

The two SPI modes are shown in Figure 5 and Figure 6. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the  $\overline{\text{CS}}$  pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 5. SPI Mode 0





Figure 6. SPI Mode 3



### **Power Up to First Access**

The FM25V20A is not accessible for a  $t_{PU}$  time after power-up. Users must comply with the timing parameter,  $t_{PU}$ , which is the minimum time from  $V_{DD}$  (min) to the first  $\overline{CS}$  LOW.



#### **Command Structure**

There are nine commands, called opcodes, that can be issued by the bus master to the FM25V20A. They are listed in Table 1. These opcodes control the functions performed by the memory.

Table 1. Opcode Commands


Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read memory data	0000 0011b
FSTRD	Fast read memory data	0000 1011b
WRITE	Write memory data	0000 0010b
SLEEP	Enter sleep mode	1011 1001b
RDID	Read device ID	1001 1111b

#### **WREN - Set Write Enable Latch**

The FM25V20A will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = 1 indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit – only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of  $\overline{CS}$  following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 7 illustrates the WREN command bus configuration.


Figure 7. WREN Bus Configuration



#### WRDI - Reset Write Enable Latch

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that WEL is equal to '0'. Figure 8 illustrates the WRDI command bus configuration.

Figure 8. WRDI Bus Configuration





### Status Register and Write Protection

The write protection features of the FM25V20A are multi-tiered and are enabled through the status register. The Status Register is organized as follows. (The default value shipped from the factory for WEL, BP0, BP1, bits 4–5, WPEN is '0', and for bit 6 is '1').

Table 2. Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 3. Status Register Bit Definition

Bit	Definition	Description
Bit 0	Don't care	This bit is non-writable and always returns '0' upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = 1> Write enabled WEL = 0> Write disabled
Bit 2 (BP0)	Block Protect bit '0'	Used for block protection. For details, see Table 4.
Bit 3 (BP1)	Block Protect bit '1'	Used for block protection. For details, see Table 4.
Bit 4-5	Don't care	These bits are non-writable and always return '0' upon read.
Bit 6	Don't care	This bit is non-writable and always returns '1' upon read.
Bit 7 (WPEN)	Write Protect Enable bit	Used to enable the function of Write Protect Pin (WP). For details, see Table 5.

Bits 0 and 4-5 are fixed at '0' and bit 6 is fixed at '1'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. An exception to this is when the device is waking up from sleep mode, which is described in Sleep Mode on page 10. The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

**Table 4. Block Memory Write Protection** 

BP1	BP0	Protected Address Range
0	0	None
0	1	30000h to 3FFFFh (upper 1/4)
1	0	20000h to 3FFFFh (upper 1/2)
1	1	00000h to 3FFFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the <u>Status</u> Register controls the effect of the hardware write protect (WP) pin. When the WPEN bit is set to '0', the status of the WP pin is ignored. When the WPEN bit is set to '1', a LOW on the WP pin inhibits a write to the Status Register. Thus the <u>Status</u> Register is write-protected only when WPEN = 1 and WP = 0.

Table 5 summarizes the write protection conditions.

Table 5. Write Protection

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Χ	Χ	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

#### **RDSR - Read Status Register**

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM25V20A will return one byte with the contents of the Status Register.

Document Number: 001-90261 Rev. \*I Page 7 of 21



## **WRSR - Write Status Register**

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BPO and BP1 bits as required. Before issuing a WRSR command, the WP pin must be HIGH or inactive. Note that on the FM25V20A, WP only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.

Figure 9. RDSR Bus Configuration





Figure 10. WRSR Bus Configuration (WREN not shown)





# **Memory Operation**

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM25V20A can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

#### Write Operation

All writes to the memory begin with a WREN opcode with  $\overline{\text{CS}}$  being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first data byte to be written into the memory. The upper six bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally <u>as</u> long as the bus master continues to issue clocks and keeps  $\overline{\text{CS}}$  LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is written MSB first. The rising edge of  $\overline{\text{CS}}$  terminates a write operation. A write operation is shown in Figure 11.

**Note** When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.


**Note** If the power is lost in the middle of the write operation, only the last completed byte will be written.

#### **Read Operation**

After the falling edge of  $\overline{\text{CS}}$ , the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation. The upper six bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented inte<u>rnally</u> as long as the bus master continues to issue clocks and  $\overline{\text{CS}}$  is LOW. If the last address of 3FFFFh is reached, the counter <u>will</u> roll over to 00000h. Data is read MSB first. The rising edge of  $\overline{\text{CS}}$  terminates a read operation and tristates the SO pin. A read operation is shown in Figure 12.

### **Fast Read Operation**


The FM25V20A supports a FAST READ opcode (0Bh) that is provided for code compatibility with serial flash devices. The FAST READ opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving opcode, address, and a dummy byte, the FM25V20A starts driving its SO line with data bytes, with MSB first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 3FFFFh is reached, the counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of CS terminates a fast read operation and tristates the SO pin. A Fast Read operation is shown in Figure 13.



Document Number: 001-90261 Rev. \*I







#### Sleep Mode

A low-power sleep mode is implemented on the FM25V20A device. The device will enter the low-power state when the SLEEP opcode B9h is clocked in and a rising edge of  $\overline{CS}$  is applied. When in sleep mode, the SCK and SI pins are ignored and SO will be HI-Z, but the device continues to monitor the  $\overline{CS}$  pin. On the next falling edge of  $\overline{CS}$ , the device will return to normal operation within the SO pin remains in a HI-Z state during the wakeup period. The device does not necessarily respond to an opcode within the wakeup period. To start the wakeup procedure, the controller may send a "dummy" read, for example, and wait the remaining t<sub>RFC</sub> time.

Figure 14. Sleep Mode Operation

#### **Device ID**

The FM25V20A device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Cypress (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code.


Table 6. Device ID

		Device ID	Descriptio	n		
Device ID (9 bytes)	71–16 (56 bits)	15–13 (3 bits)	12–8 (5 bits)	7–6 (2 bits)	5–3 (3 bits)	2-0 (3 bits)
(a pytes)	Manufacturer ID	Product ID				
	Manufacturer ib	Family	Density	Sub	Rev	Rsvd
7F7F7F7F7F7FC22508h	01111111011111110111111111111111111111	001	00101	00	001	000

Document Number: 001-90261 Rev. \*I Page 10 of 21







#### **Endurance**

The FM25V20A devices are capable of being accessed at least 10<sup>14</sup> times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 32K rows of 64-bits each. The entire row is internally accessed once, whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 7 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop. F-RAM read and write endurance is virtually unlimited even at a 40-MHz clock rate.

Table 7. Time to Reach Endurance Limit for Repeating 64-byte Loop

SCK Freq (MHz)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach Limit
40	73,520	2.32 × 10 <sup>12</sup>	43.1
10	18,380	5.79 × 10 <sup>11</sup>	172.7
5	9,190	2.90 × 10 <sup>11</sup>	345.4

Document Number: 001-90261 Rev. \*I



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.
Storage temperature–55 °C to +125 °C
Maximum accumulated storage time At 125 °C ambient temperature
Ambient temperature with power applied
Supply voltage on $V_{DD}$ relative to $V_{SS}$ 1.0 V to +4.5 V
Input voltage $-1.0$ V to $+4.5$ V and $V_{IN} < V_{DD} + 1.0$ V
DC voltage applied to outputs in High-Z state0.5 V to $V_{DD}$ + 0.5 V
Transient voltage (< 20 ns) on any pin to ground potential2.0 V to V <sub>DD</sub> + 2.0 V

Package power dissipation capability (T <sub>A</sub> = 25 °C)
Surface mount lead soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Electrostatic Discharge Voltage
Human Body Model (JEDEC Std JESD22-A114-B) 2 kV
Charged Device Model
(JEDEC Std JESD22-C101-A)500 V
Latch-up current> 140 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>
Industrial	–40 °C to +85 °C	2.0 V to 3.6 V

# **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[2]</sup>	Max	Unit
$V_{DD}$	Power supply			2.0	3.3	3.6	V
I <sub>DD</sub>	V <sub>DD</sub> supply current	SCK toggling	f <sub>SCK</sub> = 1 MHz	_	0.5	0.80	mA
		between $V_{DD} - 0.2 V$ and $V_{SS}$ , other inputs $V_{SS}$ or $V_{DD} - 0.2 V$ . $SO = Open$	f <sub>SCK</sub> = 40 MHz	-	2.4	3	mA
I <sub>SB</sub>	V <sub>DD</sub> standby current	$\overline{\text{CS}} = V_{\text{DD}}$ . All other	T <sub>A</sub> = 25 °C	_	100	150	μA
		inputs $V_{SS}$ or $V_{DD}$ .	T <sub>A</sub> = 85 °C	_	-	250	μA
I <sub>ZZ</sub>	Sleep mode current	$\overline{\text{CS}} = V_{\text{DD}}$ . All other	T <sub>A</sub> = 25 °C	_	3	5	μA
		inputs $V_{SS}$ or $V_{DD}$ .	T <sub>A</sub> = 85 °C	_	_	8	μA
I <sub>LI</sub>	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$		_	_	±1	μA
I <sub>LO</sub>	Output leakage current	$V_{SS} \le V_{OUT} \le V_{DD}$		_	_	±1	μA
V <sub>IH</sub>	Input HIGH voltage	_		0.7 × V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	_		- 0.3	-	0.3 × V <sub>DD</sub>	V
V <sub>OH1</sub>	Output HIGH voltage	$I_{OH} = -1 \text{ mA}, V_{DD} = 2.$	.7 V.	2.4	-	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = –100 μA		V <sub>DD</sub> – 0.2	-	_	V
V <sub>OL1</sub>	Output LOW voltage	$I_{OL} = 2 \text{ mA}, V_{DD} = 2.7$	V	-	_	0.4	V
$V_{OL2}$	Output LOW voltage	I <sub>OL</sub> = 150 μA		_	_	0.2	V

Document Number: 001-90261 Rev. \*I Page 12 of 21

Note
2. Typical values are at 25 °C, V<sub>DD</sub> = V<sub>DD</sub> (typ). Not 100% tested.

Page 13 of 21



# **Data Retention and Endurance**

Parameter	Description	Test condition	Min	Max	Unit
$T_{DR}$	Data retention	T <sub>A</sub> = 85 °C	10	_	Years
		T <sub>A</sub> = 75 °C	38	-	Years
		T <sub>A</sub> = 65 °C	151	_	Years
NV <sub>C</sub>	Endurance	Over operating temperature	10 <sup>14</sup>	_	Cycles

# Capacitance

Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>O</sub>	Output pin capacitance (SO)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD}(\text{typ})$	8	pF
C <sub>I</sub>	Input pin capacitance		6	pF

## **Thermal Resistance**

Parameter	Description	Test Conditions	8-pin SOIC	8-pin DFN	Unit
$\theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal		30	°C/W
$\theta$ JC	Thermal resistance (junction to case)	impedance, per EIA / JESD51.	40	11	°C/W

# **AC Test Conditions**

- Input pulse levels 10% and 90% of V<sub>DD</sub>
- Input rise and fall times 3 ns
- Input and output timing reference levels 0.5 × V<sub>DD</sub>
- Output load capacitance 30 pF

#### Note

Document Number: 001-90261 Rev. \*I

<sup>3.</sup> This parameter is periodically sampled and not 100% tested.




# **AC Switching Characteristics**

Over the Operating Range

Param	eters <sup>[4]</sup>		V <sub>DD</sub> = 2.0	V to 2.7 V	V <sub>DD</sub> = 2.7	V to 3.6 V	
Cypress Parameter	Alt. Parameter	Description	Min	Max	Min	Max	Unit
f <sub>SCK</sub>	_	SCK clock frequency	0	25	0	40	MHz
t <sub>CH</sub>	_	Clock HIGH time	18	_	11	-	ns
t <sub>CL</sub>	_	Clock LOW time	18	_	11	-	ns
t <sub>CSU</sub>	t <sub>CSS</sub>	Chip select setup	12	_	10	-	ns
t <sub>CSH</sub>	t <sub>CSH</sub>	Chip select hold	12	_	10	-	ns
t <sub>OD</sub> <sup>[5, 6]</sup>	t <sub>HZCS</sub>	Output disable time	-	20	_	12	ns
t <sub>ODV</sub>	t <sub>CO</sub>	Output data valid time	_	16	-	9	ns
t <sub>OH</sub>	_	Output hold time	0	_	0	-	ns
t <sub>D</sub>	_	Deselect time	60	_	40	-	ns
t <sub>SU</sub>	t <sub>SD</sub>	Data setup time	8	_	5	-	ns
t <sub>H</sub>	t <sub>HD</sub>	Data hold time	8	-	5	-	ns

Figure 16. Synchronous Data Timing (Mode 0)



#### Notes

<sup>4.</sup> Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V<sub>DD</sub>, input pulse levels of 10% to 90% of V<sub>DD</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance shown in AC Test Conditions on page 13.

5. t<sub>OD</sub> and t<sub>HZ</sub> are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state

6. Characterized but not 100% tested in production.




# **Power Cycle Timing**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>PU</sub>	Power-up V <sub>DD</sub> (min) to first access (CS LOW)	1	_	ms
t <sub>PD</sub>	Last access (CS HIGH) to power-down (V <sub>DD</sub> (min))	0	_	μs
t <sub>VR</sub> <sup>[7]</sup>	V <sub>DD</sub> power-up ramp rate	50	_	μs/V
t <sub>VF</sub> <sup>[7]</sup>	V <sub>DD</sub> power-down ramp rate	100	_	μs/V
t <sub>REC</sub> <sup>[8]</sup>	Recovery time from sleep mode	-	450	μs

Figure 17. Power Cycle Timing



#### Notes

- 7. Slope measured at any point on the V<sub>DD</sub> waveform.
  8. Guaranteed by design. Refer to Figure 14 for sleep mode recovery timing.




# **Ordering Information**

Ordering Code	Package Diagram	Package Type	Operating Range
FM25V20A-G	001-85261	8-pin SOIC	Industrial
FM25V20A-GTR	001-83201	10-piii 3010	Industrial
FM25V20A-DG	001-85579	8-pin DFN	Industrial
FM25V20A-DGTR	001-65579	о-ріп огіч	Industrial

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


# **Ordering Code Definitions**






# **Package Diagrams**


Figure 18. 8-pin SOIC (208 Mils) Package Outline, 001-85261



#### NOTE:

- DOES NO INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT
  EXCEED 0,006 INCH PER SIDE
- DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSION SHALL NOT EXCEED 0.010 INCH PER SIDE.
- 3. THIS PART IS COMPLIANT WITH EIAJ SPECIFICATION EDR-7320
- 4. LEAD SPAN/STAND OF HEIGHT/COPLANARITY ARE CONSIDERED AS SPECIAL CHARACTER.
- 5. CONTROLLING DIMENSIONS IN MM. [INCH]











# Package Diagrams (continued)

Figure 19. 8-pin DFN (5 mm × 6 mm × 0.75 mm) Package Outline, 001-85579









- NOTE:

  1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.

  2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

  COPLANARITY SHALL NOT EXCEED 0.08mm.

  3. WARPAGE SHALL NOT EXCEED 0.10mm.

  4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTICS.(S)

  5. REFER TO JEDEC MO-229.

  6. FRAME STOCK# FL0106 (Ag Ring Plate), UTL PKG CODE TD56008A OR TD500X600G008A

  7. L/F STOCK# FR0221 (Ag Ring), UTL PKG CODE TD500E600G008A OR TD500X600G008A

  OR TD500M600G008A OR TD500D600G008A.

001-85579 \*A



# **Acronyms**

Table 8. Acronyms Used in this Document

Acronym	Description						
СРНА	Clock Phase						
CPOL	Clock Polarity						
EEPROM	Electrically Erasable Programmable Read-Only Memory						
EIA	Electronic Industries Alliance						
F-RAM	Ferroelectric Random Access Memory						
I/O	Input/Output						
JEDEC	Joint Electron Devices Engineering Council						
JESD	JEDEC standards						
LSB	Least Significant Bit						
MSB	Most Significant Bit						
RoHS	Restriction of Hazardous Substances						
SPI	Serial Peripheral Interface						
SOIC	Small Outline Integrated Circuit						
DFN	Dual Flat No-lead						

# **Document Conventions**

## **Units of Measure**

Table 9. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
μA	microampere
μF	microfarad
μs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

cument	Number: 00			
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4211116	GVCH	01/23/2014	New data sheet.
*A	4372700	GVCH	05/07/2014	Changed status from Preliminary to Final. Updated Maximum Ratings: Removed "Machine Model" under "Electrostatic Discharge Voltage". Updated Thermal Resistance: Changed value of Θ <sub>JA</sub> corresponding to 8-pin TDFN package from 17 °C/t to 30 °C/W. Updated Ordering Information: Removed FM25V20A-GES and FM25V20A-DGES part numbers.
*B	4379377	GVCH	05/14/2014	No technical updates.
*C	4462029	ZSK	07/31/2014	Updated Package Diagrams: Updated 8-pin DFN package spec to the current revision.
*D	4567856	ZSK	11/12/2014	Added related documentation hyperlink in page 1.
*E	4694684	GVCH	03/25/2015	Replaced "TDFN" with "DFN" in all instances across the document. Updated Pin Definitions: Updated details in "Description" column of "EXPOSED PAD" pin.
*F	4878813	ZSK / PSR	08/10/2015	Updated Maximum Ratings: Removed "Maximum junction temperature". Added "Maximum accumulated storage time". Added "Ambient temperature with power applied". Updated to new template.
*G	5777851	AESATMP9	06/19/2017	Updated logo and copyright.
*H	6570676	GVCH	05/15/2019	Removed HOLD pin function related information: Logic Block Diagram: Removed HOLD pin. Pinouts (Figure 1 and Figure 2): Updated Pin 7 from HOLD to DNU. Pin Definitions: Removed HOLD related information from SO pin definition. Removed HOLD pin definition and added DNU pin definition. Figure 3 and Figure 4: Removed HOLD pin connection. Data Transmission (SI/SO): Removed HOLD pin related operation. Page 10: Removed HOLD Pin Operation. AC Switching Characteristics: Removed HOLD pin timings. Removed HOLD pin timing (Figure 16). Updated Copyright information.
*	6660646	GVCH	08/28/2019	Updated Features. DC Electrical Characteristics: Updated $I_{DD}$ @1MHz (Typ.) value from 0.13 mA to 0.5 mA. Updated $I_{DD}$ @1MHz (Max.) value from 0.30 mA to 0.80 mA. Updated $I_{DD}$ @40MHz (Typ.) value from 1.4 mA to 2.4 mA. AC Switching Characteristics: Removed $t_R$ and $t_F$ spec. Removed footnote 7 referenced to $t_R$ and $t_F$ specs.

Document Number: 001-90261 Rev. \*I



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

#### **Products**

Touch Sensing

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device who

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.s in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.